A testing method for assessing solder joint reliability of FCBGA packages

被引:15
|
作者
Wang, JL
Lim, HK
Lew, HS
Saw, WT
Tan, CH
机构
[1] Intel Corp, Chandler, AZ 85226 USA
[2] Intel Technol M Sdn Bhd, George Town 11900, Malaysia
关键词
D O I
10.1016/j.microrel.2003.10.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A brittle solder joint at the interface between a solder ball and a substrate metal pad could result in an open joint failure after the solder ball is attached to a motherboard. Existing metrologies, such as ball shear, do not always detect the weak solder joint strength. A peel test for solder joint strength evaluation of substrate was developed. Several problems were observed during the initial stages of the development for this metrology. These included solder bridging and inconsistency of the test results. Solder bridging was reduced by changing the stencil design to have stencil openings that match the solder ball layout and using a jig to align the Coupon and substrate while assembling the peel test samples. The paste printing and peeling methods were modified and the coupon quality was carefully monitored to make the sample preparation and testing more consistent. The impact of the physical aging and reflow on the solder joint strength was investigated. It showed that the peel strength did not decrease with physical aging, but did decrease with an increased number of reflows. The peel test results correlated with the performance of the substrates. The substrate with low peel strength had weak solder joints and failed under use conditions. The substrates with high peel strength demonstrated stronger solder joints and performed well under use conditions. The metrology provides a gross check about the presence of brittle solder joints on flip chip ball grid array substrates and is successfully used in monitoring the solder joint strength. (C) 2003 Elsevier Ltd. All rights reserved.
引用
收藏
页码:833 / 840
页数:8
相关论文
共 50 条
  • [41] Major factors to the solder joint strength of ENIG layer in FCBGA package
    Lee, Dong-Jun
    Lee, Hyo S.
    MICROELECTRONICS RELIABILITY, 2006, 46 (07) : 1119 - 1127
  • [42] Electromigration failure prediction and reliability evaluation of solder bumps for FCBGA package
    Zhang, Yuanxiang
    Engineering Transactions, 2015, 63 (02): : 215 - 232
  • [43] An investigation of reliability of solder joints in microelectronic packages by high temperature moire method
    Shang, Haixia
    Gao, Jianxin
    Nicholson, P. Ian
    Kenny, Steve
    MICROELECTRONICS RELIABILITY, 2011, 51 (05) : 994 - 1002
  • [44] Effects of dwell time and ramp rate on lead-free solder joints in FCBGA packages
    Fan, XJ
    Raiser, G
    Vasudevan, VS
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 901 - 906
  • [45] Response surface models for efficient, modular estimation of solder joint reliability in area array packages
    Zhang, L
    Subbarayan, G
    Hunter, BC
    Rose, D
    MICROELECTRONICS RELIABILITY, 2005, 45 (3-4) : 623 - 635
  • [46] Study on the board-level SMT assembly and solder joint reliability of different QFN packages
    Sun, Wei
    Zhu, W. H.
    Danny, Retuta
    Che, F. X.
    Wang, C. K.
    Sun, Anthony Y. S.
    Tan, H. B.
    EUROSIME 2007: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, PROCEEDINGS, 2007, : 344 - +
  • [47] Pb-Free Solder Joint Reliability of Fine Pitch Chip-Scale Packages
    Xie, Weidong
    Lee, Tae-Kyu
    Liu, Kuo-Chuan
    Xue, Jie
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1587 - 1590
  • [48] Board level solder joint reliability analysis and optimization of pyramidal stacked die BGA packages
    Tee, TY
    Zhong, ZW
    MICROELECTRONICS RELIABILITY, 2004, 44 (12) : 1957 - 1965
  • [49] A highly accelerated thermal cycling (HATC) test for solder joint reliability assessment in BGA packages
    Long, X.
    Dutta, I.
    Guduru, R.
    Prasanna, R.
    Pacheco, M.
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 539 - 546
  • [50] Comprehensive design analysis of QFN and PowerQFN packages for enhanced board level solder joint reliability
    Tee, TY
    Ng, HS
    Diot, JL
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 985 - 991