Power Delivery Network Analysis of 3D Double-side Glass Interposers for High Bandwidth Applications

被引:0
|
作者
Kumar, Gokul [1 ]
Sitaraman, Srikrishna [1 ]
Cho, Jonghyun [2 ]
Kim, Sung Jin [1 ]
Sundaram, Venky [1 ]
Kim, Joungho [2 ]
Tummala, Rao [1 ]
机构
[1] Georgia Inst Technol, Syst Packaging Res Ctr 3D, Atlanta, GA 30332 USA
[2] Korea Adv Inst Sci & Technol, Terahertz Lab, Daejeon, South Korea
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Logic-to-memory interconnections by double-side mounting on ultra-thin 3D glass interposers with Through-Package- Vias (TPVs) achieves high bandwidth (BW) (>25.6GB per second), without the complex TSV processes in logic ICs, required for wide I/O 3D-IC stack. While this interposer/packaging technology offers several advantages including power delivery by enabling thick power-ground (P/G) planes, the power distribution network (PDN) challenges such as resonances must be addressed. This paper investigates the impedance characteristics of PDN in 3D glass interposers at chip, interposer, package, and board-levels. The resonance characteristics of power and ground planes in ultra-thin glass packages are compared with other interposer technologies through 3D EM simulations with variations in core thickness. Test vehicles fabricated with 10x10mm power-ground plane pairs on ultra-thin 30 mu m glass samples were characterized for primary resonance modes, with good model-to-hardware correlation. Self-impedance (Z11) was studied with variations in (a) number of power and ground BGA interconnections, (b) power and ground path distance, and (c) placement of decoupling capacitors. In all these three cases, the contribution of increased package-level loop inductance to total system level impedance (on-chip + interposer/package + PWB PDN) was shown to be minimal. Thus, through a combination of integrated power and ground planes, decoupling capacitors, and optimal power-ground BGA interconnection placements, ultra-thin 3D glass interposers can achieve the target impedance guidelines for high BW systems.
引用
收藏
页码:1100 / 1108
页数:9
相关论文
共 50 条
  • [31] TSV Density Impact on 3D Power Delivery with High Aspect Ratio TSVs
    He, Huanyu
    Lu, James J. -Q.
    Xu, Zheng
    Gu, Xiaoxiong
    2013 24TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2013, : 70 - 74
  • [32] Full Chip Impact Study of Power Delivery Network Designs in Monolithic 3D ICs
    Samal, Sandeep Kumar
    Samadi, Kambiz
    Kamal, Pratyush
    Du, Yang
    Lim, Sung Kyu
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 565 - 572
  • [33] Ultralow Impedance Analysis and Evaluation of Power Distribution Network for Decoupling Capacitor Embedded Interposers of 3-D Integrated LSI System
    Kikuchi, Katsuya
    Ueda, Chihiro
    Gomyo, Toshio
    Ookubo, Toshikazu
    Aoyagi, Masahiro
    Sudo, Toshio
    Otsuka, Kanji
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1033 - 1039
  • [34] APEnet plus : high bandwidth 3D torus direct network for petaflops scale commodity clusters
    Ammendola, R.
    Biagioni, A.
    Prezza, O.
    Lo Cicero, F.
    Lonardo, A.
    Paolucci, P. S.
    Rossetti, D.
    Salamon, A.
    Salina, G.
    Simula, F.
    Tosoratto, L.
    Vicini, P.
    INTERNATIONAL CONFERENCE ON COMPUTING IN HIGH ENERGY AND NUCLEAR PHYSICS (CHEP 2010), 2011, 331
  • [35] Addressing Bandwidth Challenges in Next Generation High Performance Network Systems with 3D IC Integration
    Li, Li
    Su, Peng
    Xue, Jie
    Brillhart, Mark
    Lau, John
    Tzeng, P. J.
    Lee, C. K.
    Zhan, C. J.
    Dai, M. J.
    Chien, H. C.
    Wu, S. T.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1040 - 1046
  • [36] Modeling and Impedance Analysis of Power Distribution Network in 3D ICs with TSVs
    Zhang, Wei
    Yan, Zhaowen
    Wu, Chunyu
    Wang, Jianwei
    2017 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY (EMCSI), 2017, : 321 - 326
  • [37] Thermal experimental and modeling analysis of high power 3D packages
    Oprins, H.
    Cherman, V.
    Van der Plas, G.
    Maggioni, F.
    De Vos, J.
    Beyne, E.
    2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
  • [38] Analysis and reduction of the voltage noise of multi-layer 3D IC with multi-paired power delivery network
    Kim, Seungwon
    Kim, Youngmin
    IEICE ELECTRONICS EXPRESS, 2017, 14 (18):
  • [39] Power Distribution Network (PDN) Design and Analysis of A Single and. Double-Sided High Bandwidth Memory (HBM) Interposer for 2.5D Terabtye/s Bandwidth System
    Cho, Kyungjun
    Kim, Youngwoo
    Kim, Subin
    Lee, Hyunsuk
    Choi, Sumin
    Kim, Heegon
    Kim, Joungho
    2016 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2016,
  • [40] Tier-Partitioning for Power Delivery vs Cooling Tradeoff in 3D VLSI for Mobile Applications
    Panth, Shreepad
    Samad, Kambiz
    Du, Yang
    Lim, Sung Kyu
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,