Experimental Evaluation of a Planning Language Suitable for Formal Verification

被引:0
|
作者
Siminiceanu, Radu I. [1 ]
Butler, Rick W. [2 ]
Munoz, Cesar A. [1 ]
机构
[1] Natl Inst Aerosp, Hampton, VA USA
[2] NASA Langley Res Ctr, Hampton, VA USA
基金
美国国家航空航天局;
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The marriage of model checking and planning faces two seemingly diverging alternatives: the need for a planning language expressive enough to capture the complexity of real-life applications, as opposed to a language simple, yet, robust enough to be amenable to exhaustive verification and validation techniques. In an attempt to reconcile these differences, we have designed an abstract plan description language, ANMLite, inspired front the Action Notation Modeling Language (ANML). present the basic concepts of the ANMLite language as well is an automatic translator from ANMLite to the model checker SAL (Symbolic Analysis Laboratory). We discuss various aspects of specifying a plan in terms of constraints and explore the implications of choosing a robust logic behind the specification of constraints, rather than simply propose a new planning, language. Additionally, we provide an initial assessment of the efficiency of model checking to search for solutions of planning problems. I this end, we design a basic test benchmark and study the scalability of the generated SAL models in terms of plan complexity.
引用
收藏
页码:132 / +
页数:2
相关论文
共 50 条
  • [41] A Formal Language for Performance Evaluation Based on Reinforcement Learning
    Wang, Fujun
    Tan, Lixing
    Cao, Zining
    Ma, Yan
    Zhang, Li
    INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2024, 34 (11) : 1783 - 1805
  • [42] VERIFICATION - FORMAL OR OTHERWISE
    NEALE, RG
    ELECTRONIC ENGINEERING, 1994, 66 (811): : 5 - 5
  • [43] Formal Verification of Websites
    Flores, Sonia
    Lucas, Salvador
    Villanueva, Alicia
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2008, 200 (03) : 103 - 118
  • [44] Formal Verification of a Keystore
    Boender, Jaap
    Badevic, Goran
    THEORETICAL ASPECTS OF SOFTWARE ENGINEERING, TASE 2022, 2022, 13299 : 49 - 64
  • [45] Formal verification at Intel
    Harrison, J
    18TH ANNUAL IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE, PROCEEDINGS, 2003, : 45 - 54
  • [46] Formal verification of μ-charts
    Goldson, D
    APSEC 2002: NINTH ASIA PACIFIC SOFTWARE ENGINEERING CONFERENCE, 2002, : 129 - 136
  • [47] Formal verification of synchronizers
    Kapschitz, T
    Ginosar, R
    CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2005, 3725 : 359 - 362
  • [48] Formal Verification of HotStuff
    Jehl, Leander
    FORMAL TECHNIQUES FOR DISTRIBUTED OBJECTS, COMPONENTS, AND SYSTEMS, FORTE 2021, 2021, 12719 : 197 - 204
  • [49] Perspectives on Formal Verification
    Friedman, Harvey M.
    PROCEEDINGS OF THE 5TH ACM SIGPLAN CONFERENCE ON CERTIFIED PROGRAMS AND PROOFS (CPP'16), 2016, : 1 - 1
  • [50] FORMAL VERIFICATION OF MICROPROCESSORS
    SRIVAS, M
    BICKFORD, M
    COMPASS 89 : PROCEEDINGS OF THE FOURTH ANNUAL CONFERENCE ON COMPUTER ASSURANCE: SYSTEMS INTEGRITY, SOFTWARE SAFETY AND PROCESS SECURITY, 1989, : 93 - 102