共 41 条
- [2] System Verilog based Design and Implementation of LCD Controller IP Core 2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
- [3] Design of FPGA based 8-bit RISC controller IP core using VHDL 2012 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2012, : 427 - 432
- [4] Functional verification of a USB host controller 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 735 - +
- [6] Verilog Synthesis of USB 2.0 Full-speed Device PHY IP 2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 162 - 165
- [7] A high-speed transceiver architecture implementable as synthesizable IP core DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, : 46 - 51
- [8] HYBRID FUNCTIONAL VERIFICATION OF A USB HOST CONTROLLER INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2008, 38 (02): : 94 - 102
- [10] A Synthesizable IP Core for WiMedia 1.5 UWB LDPC Code Decoding 2009 IEEE INTERNATIONAL CONFERENCE ON ULTRA-WIDEBAND (ICUWB 2009), 2009, : 597 - +