A Fine-Grained Multicasting of Configuration Data for Coarse-Grained Reconfigurable Architectures

被引:0
|
作者
Kojima, Takuya [1 ]
Amano, Hideharu [1 ]
机构
[1] Keio Univ, Dept Informat & Comp Sci, Yokohama, Kanagawa 2238522, Japan
来源
关键词
CGRA; configuration reduction; integer-linear-program; multicasting; COMPRESSION;
D O I
10.1587/transinf.2018EDP7336
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A novel configuration data compression technique for coarse-grained reconfigurable architectures (CGRAs) is proposed. Reducing the size of configuration data of CGRAs shortens the reconfiguration time especially when the communication bandwidth between a CGRA and a host CPU is limited. In addition, it saves energy consumption of configuration cache and controller. The proposed technique is based on a multicast configuration technique called RoMultiC, which reduces the configuration time by multicasting the same data to multiple PEs (Processing Elements) with two bit-maps. Scheduling algorithms for an optimizing the order of multicasting have been proposed. However, the multicasting is possible only if each PE has completely the same configuration. In general, configuration data for CGRAs can be divided into some fields like machine code formats of general perpose CPUs. The proposed scheme confines a part of fields for multicasting so that the possibility of multicasting more PEs can be increased. This paper analyzes algorithms to find a configuration pattern which maximizes the number of multicasted PEs. We implemented the proposed scheme to CMA (Cool Mega Array), a straight forward CGRA as a case study. Experimental results show that the proposed method achieves 40.0% smaller configuration than a previous method for an image processing application at maximum. The exploration of the multicasted grain size reveals the effective grain size for each algorithm. Furthermore, since both a dynamic power consumption of the configuration controller and a configuration time are improved, it achieves 50.1% reduction of the energy consumption for the configuration with a negligible area overhead.
引用
收藏
页码:1247 / 1256
页数:10
相关论文
共 50 条
  • [31] Evaluating memory architectures for media applications on Coarse-grained Reconfigurable Architectures
    Lee, Jong Eun
    Choi, Kiyoung
    Dutt, Nikil
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2008, 3 (03) : 119 - 127
  • [32] Evaluating memory architectures for media applications on coarse-grained reconfigurable architectures
    Lee, JE
    Choi, K
    Dutt, ND
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 172 - 182
  • [33] Still image processing on coarse-grained reconfigurable array architectures
    Hartmann, Matthias
    Pantazis, Vassilis
    Aa, Tom Vander
    Berekovic, Mladen
    Hochberger, Christian
    de Sutter, Bjorn
    2007 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2007, : 67 - +
  • [34] A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures
    Ahn, Minwook
    Yoon, Jonghee W.
    Paek, Yunheung
    Kim, Yoonjin
    Kiemb, Mary
    Choi, Kiyoung
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 361 - +
  • [35] Selective Validations for Efficient Protections on Coarse-Grained Reconfigurable Architectures
    Kang, Jihoon
    Ko, Yohan
    Lee, Jongwon
    Kim, Yongjoo
    So, Hwisoo
    Lee, Kyoungwoo
    Paek, Yunheung
    PROCEEDINGS OF THE 2013 IEEE 24TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 13), 2013, : 95 - 98
  • [36] An Elastic Task Scheduling Scheme on Coarse-Grained Reconfigurable Architectures
    Chen, Longlong
    Zhu, Jianfeng
    Deng, Yangdong
    Li, Zhaoshi
    Chen, Jian
    Jiang, Xiaowei
    Yin, Shouyi
    Wei, Shaojun
    Liu, Leibo
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2021, 32 (12) : 3066 - 3080
  • [37] Efficient Execution of Stream Graphs on Coarse-Grained Reconfigurable Architectures
    Oh, Sangyun
    Lee, Hongsik
    Lee, Jongeun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (12) : 1978 - 1988
  • [38] Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures
    Yin, Shouyi
    Liu, Dajiang
    Peng, Yu
    Liu, Leibo
    Wei, Shaojun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (02) : 507 - 520
  • [39] Still Image Processing on Coarse-Grained Reconfigurable Array Architectures
    Hartmann, Matthias
    Pantazis, Vasileios
    Vander Aa, Tom
    Berekovic, Mladen
    Hochberger, Christian
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 60 (02): : 225 - 237
  • [40] Tuning coarse-grained reconfigurable architectures towards an application domain
    Oliveira, Julio
    Schweizer, Thomas
    Oppold, Tobias
    Kuhn, Tommy
    Rosenstiel, Wolfgang
    ReConFig 2006: Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, 2006, : 71 - 77