A Novel Data Hiding Using Multi-Bit Minimum Error Replacement with Flexible Bit Location

被引:1
|
作者
Chen, Rong-Jian [1 ]
Lai, Jui-Lin [1 ]
Huang, Po-Hsian [2 ]
机构
[1] Natl United Univ, Dept Elect Engn, Miaoli, Taiwan
[2] Jen Teh Jr Coll Med Nursing & Management, Dept Appl Digital Media, Miaoli, Taiwan
来源
JOURNAL OF INTERNET TECHNOLOGY | 2013年 / 14卷 / 07期
关键词
Data hiding; Watermarking; Multi-bit embedding; Minimum-error replacement; Flexible bit location; WATERMARKING; IMAGES; SUBSTITUTION; COLOR;
D O I
10.6138/JIT.2013.14.7.11
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The k-LSBs multi-bit minimum error replacement (MER) is a method used for embedding multi-bit logo/secret data into k least-significant bits (LSBs) of cover data only introduces minimum embedding error (MEE). However, the k-LSBs MER suffers from weak robustness. Moreover, it is unfortunate because no literature discusses the formulations and the properties of multi-bit MEE up to this day. Therefore, this work firstly establishes the formulations and the properties of multi-bit MEEs, we then use the results to develop a novel multi-bit MERs with flexible bit location embedding method (multi-bit MER_FBL embedding method). The proposed multi-bit MER_FBL embedding method embeds multi-bit (k-bit, k >= 1) logo/secret data into any adjoining (starting with the i(th) location) k-bit b(i)b(i-1)...b(i-k+1) of cover data only introduces MEE in the range of 0 to +/- (2k-1)2(i-k). Using the formulations and the properties of multi-bit MEEs, the MEE of multi-bit MER_FBL embedding method can be easily and determinedly evaluated. Because the proposed multi-bit MER_FBL embedding method has the feature of flexible bit location which enhances robustness as possible as the embedding location closing to the MSBs of cover data, we thus develop a mechanic of embedding threshold to evaluate robustness of the proposed method. We also developed a multi-bit MER_FBL embedding scheme based on the proposed method and then used it to build a novel multi-bit, invisible, and blind watermarking scheme to evaluate its performances. Final, simulation results show that the proposed multi-bit MER_FBL embedding method achieves high embedding capacity, good embedding quality, and can be high robustness for watermarking application.
引用
收藏
页码:1113 / 1129
页数:17
相关论文
共 50 条
  • [41] Multi-bit Stuck-at Fault Recovery System With Error Correction Pointer
    Sarkar, Sutapa
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 528 - 533
  • [42] Acquisition of GIOVE-A Signals Using Multi-Bit Processing
    Juang, Jyh-Ching
    Chen, Yu-Hsuan
    PROCEEDINGS OF THE 2007 NATIONAL TECHNICAL MEETING OF THE INSTITUTE OF NAVIGATION - NTM 2007, 2007, : 947 - 956
  • [43] Improving Instruction TLB Reliability with Efficient Multi-bit Soft Error Protection
    Kiani, Vandaneh
    Reviriego, Pedro
    MICROELECTRONICS RELIABILITY, 2019, 93 : 29 - 38
  • [44] Efficient optical communications using multi-bit differential signaling
    Chiarulli, Donald M.
    Levitan, Steven P.
    Dickerson, Samuel J.
    Bakos, Jason D.
    Martin, Joel
    PHOTONICS PACKAGING AND INTEGRATION VI, 2006, 6126
  • [45] Fully Printable Multi-Bit Chip less RFID Transponder on Flexible Laminate
    Preradovic, Stevan
    Roy, Sushim
    Karmakar, Nemai
    APMC: 2009 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2009, : 2371 - 2374
  • [46] Efficient Data Transfer and Multi-Bit Multiplier Design in Processing in Memory
    Sun, Jingru
    Li, Zerui
    Jiang, Meiqi
    Sun, Yichuang
    MICROMACHINES, 2024, 15 (06)
  • [47] High-capacity data hiding in halftone images using minimal error bit searching
    Pei, SC
    Guo, JM
    ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 3463 - 3466
  • [48] Novel multi-bit memory device using metal/PVDF-TrFE/graphene stack
    Hwang, Hyeon Jun
    Yang, Jin Ho
    Kang, Soo Cheol
    Cho, Chunhum
    Kang, Chang Goo
    Lee, Young Gon
    Lee, Byoung Hun
    MICROELECTRONIC ENGINEERING, 2013, 109 : 87 - 89
  • [49] Parallel Double Error Correcting Code Design to Mitigate Multi-Bit Upsets in SRAMs
    Naseer, Riaz
    Draper, Jeff
    ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 222 - 225
  • [50] Multi-bit upset aware hybrid error-correction for cache in embedded processors
    Dong, Jiaqi
    Qiu, Keni
    Zhang, Weigong
    Wang, Jing
    Wang, Zhenzhen
    Ding, Lihua
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (11)