A 2T Dual Port Capacitor-Less DRAM

被引：3

作者：

Li, Hui ^{[1
]}

Lin, Yinyin ^{[1
]}

机构：

[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China

来源：

IEEE ELECTRON DEVICE LETTERS | 2014年 / 35卷 / 02期

关键词：

Capacitor-less DRAM; embedded memory; two-transistor (2T) cell; floating-body cell; bipolar read; MEMORY; CELL;

D O I：

10.1109/LED.2013.2292586

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel two-transistor (2T) dual port capacitor-less DRAM concept based on bulk floating body is demonstrated for the first time in this letter. The read operation can be performed without disturbance of refresh or write. A novel read method is proposed to improve device performance especially at high temperature. Experimental results show a refresh cycle time of 1.28 s, an initial memory window of 192.84 mu A/mu m, and an initial signal sensing margin of 112.75 mu A/mu m with +/- 5 sigma variations at 85 degrees C. The 2T cell is very promising for high-speed, low-power, and low-cost embedded DRAM application.

引用

页码：187 / 189

页数：3

共 50 条

[21] 55 nm Capacitor-less 1T DRAM Cell Transistor with Non-Overlap Structure
Song, Ki-Whan
Jeong, Hoon
Lee, Jae-Wook
Hong, Sung In
Tak, Nam-Kyun
Kim, Young-Tae
Choi, Yong Lack
Joo, Han Sung
Kim, Sung Hwan
Song, Ho Ju
Oh, Yong Chul
Kim, Woo-Seop
Lee, Yeong-Taek
Oh, Kyungseok
Kim, Changhyun
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 797 - +
[22] Design, Simulation, and Fabrication of a New Poly-Si Based Capacitor-less 1T-DRAM Cell
Chen, Yun-Ru
Lin, Jyi-Tsong
Chang, Tzu-Feng
Eng, Yi-Chuen
Lin, Po-Hsieh
Chen, Cheng-Hsin
2012 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2012, : 85 - 88
[23] Capacitor-less notch filter
Vidyalal, V
Rajasree, K
Sivanand, V
ELECTRONIC DESIGN, 1996, 44 (26) : 116 - &
[24] Capacitor-less Buck Converter
Kapun, Aljaz
Truntic, Mitja
Hren, Alenka
Milanovic, Miro
AUTOMATIKA, 2011, 52 (04) : 286 - 294
[25] Capacitor-Less 4F2 DRAM Using Vertical nGaAs Junction for Ultimate Cell Scalability
Kim, Joon Pyo
Sim, Jaeho
Bidenko, Pavlo
Geum, Dae-Myeong
Kim, Seong Kwang
Shim, Joonsup
Kim, Jongmin
Kim, Sanghyeon
IEEE ELECTRON DEVICE LETTERS, 2022, 43 (11) : 1834 - 1837
[26] Statistical Variability Simulation of Novel Capacitor-less Z2FET DRAM: From Transistor to Circuit
Duan, M.
Cheng, B.
Adamu-Lema, F.
Asenov, P.
Dutta, T.
Wang, X.
Georgiev, V. P.
Millar, C.
Pfaeffli, P.
Asenov, A.
2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 258 - 261
[27] An Electrolytic Capacitor-less LED Driver With Integrated Dual Flyback Converter
Wang F.
Li L.
Zhong Y.
Wu C.
Luo J.
Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2017, 37 (05): : 1489 - 1497
[28] FEDRAM: A Capacitor-less DRAM Based on Ferroelectric-Gated Field-Effect Transistor
Ma, T. P.
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 850 - 852
[29] FEDRAM: A Capacitor-less DRAM Based on Ferroelectric-Gated Field-Effect Transistor
Ma, T. P.
2014 IEEE 6TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2014,
[30] SOI capacitor-less 1-transistor DRAM sensing scheme with automatic reference generation
Blagojevic, M
Pastre, M
Kayal, M
Fazan, P
Okhonin, S
Nagoga, M
Declercq, M
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 182 - 183

← 1 2 3 4 5 →