A novel compact method for thermal modeling of on-chip interconnects based on the finite element method

Prediction of the temperature field generated with Joule heating in multilayer interconnect stacks is of critical importance for the design and reliability of future microelectronics. Interconnect failure due to electromigration is strongly dependent on its temperature. Simple models fail to capture thermal interaction between layers and within the layer. Detailed simulations on the other hand, take tremendous time and require large storage. This paper describes a three-dimensional compact thermal modeling methodology that captures thermal interactions at a lower computational cost and storage requirements. The method is applicable for arbitrary geometries of interconnects due to the use of the finite element method. Case studies with three interconnects placed on a single level at a pitch of 1.0 mum generating different heat rates are reported. The compact model predicts a temperature rise of 4. 11 degreesC at a current density of 10 MA/cm(2) for 6.0 mum long interconnects of 0.18 gm width and an aspect ratio of 2. The error in maximum temperature is about 5% when compared with detailed simulations. The compact model for the current cases consists of 219 nodes whereas the detailed model has 99,000 nodes where temperature is computed.