Four-phase power clock generator for adiabatic logic circuits

被引：18
|
作者：
Bargagli-Stoffi, A
Iannaccone, G
Di Pascoli, S
Amirante, E
Schmitt-Landsiedel, D
机构：
[1] Tech Univ Munich, Lst Tech Elek, D-80333 Munich, Germany
[2] Univ Pisa, Dipartimento Ingn Informaz, I-56122 Pisa, Italy
来源：
ELECTRONICS LETTERS | 2002年 / 38卷 / 14期
关键词：
D O I：
10.1049/el:20020523
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A circuit for a four-phase trapezoidal power clock generator for adiabatic logic circuits realised with a double-well 0.25 mum CMOS technology and external inductors is proposed. The circuit, at a frequency of 7 MHz which is within the optimum frequency range for adiabatic circuits realised with 0.25 mum CMOS technology, has a conversion efficiency higher than 80%, and is robust with respect to parameter variations.
引用
收藏
页码：689 / 690
页数：2
相关论文
共 50 条
  • [31] Low power adiabatic logic circuits with feedback structure using three-phase power supply
    Hu, JP
    Zhang, WQ
    Ye, X
    Xia, YS
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1375 - 1379
  • [32] Low-power adiabatic sequential circuits using two-phase power-clock supply
    Wu, YB
    Dong, HY
    Yi, W
    Hu, JP
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 235 - 238
  • [33] Scalable Resonant Power Clock Generation for Adiabatic Logic Design
    Kuttappa, Ragh
    Filippini, Leo
    Sica, Nicholas
    Taskin, Baris
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 338 - 342
  • [34] Investigation of the Power-Clock Network Impact on Adiabatic Logic
    Jeanniot, Nicolas
    Todri-Sanial, Aida
    Nouet, Pascal
    Pillonnet, Gael
    Fanet, Herve
    2016 IEEE 20TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2016,
  • [35] Clocked CMOS adiabatic logic with integrated single-phase power-clock supply
    Maksimovic, D
    Oklobdzija, VG
    Nikolic, B
    Current, KW
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (04) : 460 - 463
  • [36] Synchronised 4-Phase Resonant Power Clock Supply for Energy Efficient Adiabatic Logic
    Jeanniot, Nicolas
    Pillonnet, Gael
    Nouet, Pascal
    Azemard, Nadine
    Todri-Sanial, Aida
    2017 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2017, : 180 - 185
  • [37] A Low-Cost Mixed Clock Generator for High Speed Adiabatic Logic
    Zhao, Zhou
    Srivastava, Ashok
    Peng, Lu
    Mohanty, Saraju P.
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 587 - 590
  • [38] Research on parameters of four-phase transmission line and compatibility between four-phase and three-phase power transmission systems
    Liu, Guang-Ye
    Zhou, Xian-Zhe
    Power System Technology, 2005, 29 (21) : 36 - 40
  • [39] Recent Development in Efficient Adiabatic Logic Circuits and Power Analysis with CMOS Logic
    Sanadhya, Minakshi
    Kumar, M. Vinoth
    3RD INTERNATIONAL CONFERENCE ON RECENT TRENDS IN COMPUTING 2015 (ICRTC-2015), 2015, 57 : 1299 - 1307
  • [40] Four-Phase Adiabatic Resonant Driver Based on Ring Oscillator: Analysis and Modelling
    Losev, Vladimir V.
    Krupkina, Tatiana Yu.
    Chaplygin, Yuri Yu.
    Putrya, Michail G.
    Naumkin, Vyacheslav G.
    PROCEEDINGS OF THE 2017 IEEE RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (2017 ELCONRUS), 2017, : 485 - 488
12345