A formal approach to virtualisation and provisioning in AMBA AHB-based reconfigurable Systems-on-Chip

被引:0
|
作者
Olugbon, Adeoye [1 ]
Arslan, Tughrul [1 ]
Lindsay, Iain [1 ]
机构
[1] Univ Edinburgh, Sch Engr & Elect, Edinburgh EH8 9YL, Midlothian, Scotland
关键词
D O I
10.1109/ISSOC.2005.1595671
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In addition to vast reconfigurable arrays, present-day commercial reconfigurable SoCs also feature several embedded hard IPs such as microprocessors, DSPs, transceivers, memories etc. These IPs and the user logic implemented in the reconfigurable arrays are usually connected by popular on-chip buses such as AMBA AHB and CoreConnect. While the complexity of these cores and the sizes of the reconfigurable arrays have been growing, the on-chip bus largely remains the technology for connecting them. This paper investigates the much overlooked virtualization and provisioning Implications of this trend and recommends a way of ensuring virtualization and provisioning in reconfigurable SoCs.
引用
收藏
页码:175 / 178
页数:4
相关论文
共 50 条
  • [31] Secure and Flexible Trace-Based Debugging of Systems-on-Chip
    Backer, Jerry
    Hely, David
    Karri, Ramesh
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2017, 22 (02)
  • [32] A test generation approach for systems-on-chip that use intellectual property cores
    Jiang, ZG
    Gupta, SK
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 278 - 281
  • [33] A Design Patterns-Based Middleware for Multiprocessor Systems-on-Chip
    Hamerski, Jean Carlo
    Abich, Geancarlo
    Reis, Ricardo
    Ost, Luciano
    Amory, Alexandre
    2018 31ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2018,
  • [34] RTL-to-Layout Implementation of an Embedded Coarse Grained Architecture for Dynamically Reconfigurable Computing in Systems-on-Chip
    Campi, F.
    Koenig, R.
    Dreschmann, M.
    Neukirchner, M.
    Picard, D.
    Juettner, M.
    Schueler, E.
    Deledda, A.
    Rossi, D.
    Pasini, A.
    Huebner, M.
    Becker, J.
    Guerrieri, R.
    2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2009, : 110 - +
  • [35] Functional processor-based testing of communication peripherals in systems-on-chip
    Apostolakis, Andreas
    Psarakis, Mihalis
    Gizopoulos, Dimitris
    Paschalis, Antonis
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (08) : 971 - 975
  • [36] Introducing a Novel Smart Design Framework for a Reconfigurable Multi-Processor Systems-on-Chip (MPSoC) Architecture
    Dutta, Anandi
    Bayoumi, Magdy
    2016 IEEE INTERNATIONAL CONFERENCE ON SMART COMPUTING (SMARTCOMP), 2016, : 340 - 342
  • [37] Systems-on-chip approach for real-time simulation of wheelrail contact laws
    Mei, T. X.
    Zhou, Y. J.
    VEHICLE SYSTEM DYNAMICS, 2013, 51 (04) : 542 - 553
  • [38] ARTS: A SystemC-based framework for multiprocessor Systems-on-Chip modelling
    Shankar Mahadevan
    Kashif Virk
    Jan Madsen
    Design Automation for Embedded Systems, 2007, 11 : 285 - 311
  • [39] Towards Future Adaptive Multiprocessor Systems-On-Chip: an Innovative Approach for Flexible Architectures
    Lemonnier, Fabrice
    Millet, Philippe
    Almeida, Gabriel Marchesan
    Huebner, Michael
    Becker, Juergen
    Pillement, Sebastien
    Sentieys, Olivier
    Koedam, Martijn
    Sinha, Shubhendu
    Goossens, Kees
    Piguet, Christian
    Morgan, Marc-Nicolas
    Lemaire, Romain
    2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 228 - 235
  • [40] ARTS: A SystemC-based framework for multiprocessor systems-on-chip modelling
    Mahadevan, Shankar
    Virk, Kashif
    Madsen, Jan
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2007, 11 (04) : 285 - 311