Task Clustering Approach to Optimize the Scheduling on a Partially Dynamically Reconfigurable FPGAs for image processing algorithms

被引:1
|
作者
Abdali, El Mehdi [1 ]
Pelcat, Maxime [2 ]
Berry, Francois [1 ]
Diguet, Jean-Philippe [3 ]
Heller, Dominique [3 ]
机构
[1] Inst Pascal, CNRS, UMR 6602, F-63170 Aubiere, France
[2] IETR INSA Rennes, CNRS, UMR 6164, F-35700 Rennes, France
[3] CNRS, UMR 3192, Lab STICC, F-56321 Lorient, France
关键词
D O I
10.1145/2967413.2974042
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field-programmable gate array (FPGAs) are classified as high efficient computational execution platform. However their limited density makes them not suitable for highly demanding algorithms. The Partial Dynamic Reconfiguration (PDR) concept overcomes this problem by rising the FPGA reuse from one task to another. Nonetheless, the scheduling on partially dynamically reconfigurable architectures involves several degrees of freedom and hardware constraints to be managed, which makes the PDR more challenging. In this paper we propose a task clustering approach to optimize the scheduling on PDR FPGAs. By clustering tasks, the approach moves the optimizing overhead from hardware side into the software side, which is largely simple.
引用
收藏
页码:230 / 231
页数:2
相关论文
共 50 条
  • [21] Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures
    Pan, Zexin
    Wells, Earl
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (11) : 1465 - 1474
  • [22] Reconfigurable FPGAS for real time image processing in space
    Dawood, AS
    Visser, SJ
    Williams, JA
    DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, 2002, : 845 - 848
  • [23] A dynamically and partially reconfigurable implementation of the IDEA algorithm using FPGAs and handel-C
    Granado-Criado, Jose M.
    Vega-Rodriguez, Miguel A.
    Sanchez-Perez, Juan M.
    Gomez-Pulido, Juan A.
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2007, 13 (03) : 407 - 418
  • [24] Rainbow: An Operating System for Software-Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs
    Jozwik, Krzysztof
    Honda, Shinya
    Edahiro, Masato
    Tomiyama, Hiroyuki
    Takada, Hiroaki
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2013, 2013
  • [25] Towards Efficient Task Scheduling on 2D Reconfigurable FPGAs
    Wang, Peng
    Zhang, Junfeng
    Chen, Xue
    ADVANCES IN APPLIED SCIENCES AND MANUFACTURING, PTS 1 AND 2, 2014, 850-851 : 961 - 964
  • [26] Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems
    Chen, Song
    Huang, Jinglei
    Xu, Xiaodong
    Ding, Bo
    Xu, Qi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (01) : 199 - 212
  • [27] Reduced Communication Costs via Network Flow and Scheduling for Partitions of Dynamically Reconfigurable FPGAs
    Jiang, Yung-Chuan
    Wang, Jhing-Fa
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2010, 26 (02) : 565 - 583
  • [28] Hardware task scheduling and placement in operating systems for dynamically reconfigurable SoC
    Chen, YH
    Hsiung, PA
    EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 489 - 498
  • [29] Scheduling and Resource Planner Based on Multicriteria Method for Partially Dynamically Reconfigurable Systems
    Nunez, A.
    Dondo, J.
    Beron, M.
    Sosa, C.
    Murdocca, M.
    IEEE LATIN AMERICA TRANSACTIONS, 2020, 18 (02) : 414 - 421
  • [30] Memory-aware Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems
    Ding, Bo
    Huang, Jinglei
    Xu, Qi
    Wang, Junpeng
    Chen, Song
    Kang, Yi
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (01)