Design, Materials, Process, Fabrication, and Reliability of Fan-Out Wafer-Level Packaging

被引：50

作者：

Lau, John H. ^{[1
]}

Li, Ming ^{[1
]}

Li, Qingqian Margie ^{[1
]}

Xu, Iris ^{[2
]}

Chen, Tony ^{[2
]}

Li, Zhang ^{[2
]}

Tan, Kim Hwee ^{[2
]}

Yong, Qing Xiang ^{[6
]}

Cheng, Zhong ^{[6
]}

Wee, Koh Sau ^{[6
]}

Beica, Rozalia ^{[3
]}

Ko, C. T. ^{[4
]}

Lim, Sze Pei ^{[5
]}

Fan, Nelson ^{[1
]}

Kuah, Eric ^{[1
]}

Kai, Wu ^{[1
]}

Cheung, Yiu-Ming ^{[1
]}

Ng, Eric ^{[1
]}

Xi, Cao ^{[6
]}

Ran, Jiang ^{[6
]}

Yang, Henry ^{[4
]}

Chen, Y. H. ^{[4
]}

Lee, N. C. ^{[5
]}

Tao, Mian ^{[7
]}

Lo, Jeffery ^{[7
]}

Lee, Ricky ^{[7
]}

机构：

[1] ASM Pacific Technol Ltd, Hong Kong, Peoples R China

[2] Jiangyin Changdian Adv Packaging Co Ltd, Jiangyin 214431, Peoples R China

[3] Dow Chem Co USA, Boston, MA 01026 USA

[4] Unimicron Technol Corp, Taipei 304, Taiwan

[5] Indium Corp, Utica, NY 12304 USA

[6] Huawei Technol Co Ltd, Shenzhen 51800, Peoples R China

[7] Hong Kong Univ Sci & Technol, Dept Mech Engn, Hong Kong, Peoples R China

来源：

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2018年 / 8卷 / 06期

关键词：

Epoxy molding compound; fan-out wafer-level packaging; redistribution layer; reliability;

D O I：

10.1109/TCPMT.2018.2814595

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

The design, materials, process, fabrication, and reliability of fan-out wafer-level packaging (FOWLP) with chip-first and die face-up method are investigated in this paper. Emphasis is placed on the issues and their solutions (such as reconstituted carrier, die-attach film placement, pitch compensation, die shift, epoxy molding compound dispensing, compression molding, warpage, and Cu revealing) during the fabrication of a very large test chip (10 mm x 10 mm x 150 mu m) and test package (13.47 mm x 13.47 mm), and three redistribution layers with the smallest linewidth/spacing = 5 mu m/5 mu m. The FOWLP test package on a six-layer printed circuit board is subjected to 1000 drops of the shock test with a magnitude = 1500 G/ms. Recommendations of process integration and guidelines on FOWLP with chip-first and die face-up are provided.

引用

页码：991 / 1002

页数：12

共 50 条

[21] Experimental and simulative study of warpage behavior for fan-out wafer-level packaging
van Dijk, Marius
Huber, Saskia
Stegmaier, Andreas
Walter, Hans
Wittler, Olaf
Schneider-Ramelow, Martin
MICROELECTRONICS RELIABILITY, 2022, 135
[22] Fine-Pitch RDL Integration for Fan-Out Wafer-Level Packaging
Lianto, Prayudi
Tan, Chin Wei
Peng, Qi Jie
Jumat, Abdul Hakim
Dai, Xundong
Fung, Khai Mum Peter
See, Guan Huei
Chong, Ser Choong
Ho, Soon Wee David
Soh, Siew Boon Serine
Lim, Seow Huang Sharon
Chua, Hung Ming Calvin
Haron, Ahmad Abdillah
Lee, Huan Ching Kenneth
Zhang, Mingsheng
Ko, Zhi Hao
San, Ye Ko
Leong, Henry
2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1126 - 1131
[23] Reliability of Fan-Out Wafer-Level Packaging with Large Chips and Multiple Re-Distributed Layers
Lau, John
Li, Ming
Lei, Yang
Li, Margie
Yong, Qing Xiang
Cheng, Zhong
Chen, Tony
Xu, Iris
Fan, Nelson
Kuah, Eric
Li, Zhang
Tan, Kim Hwee
Cheung, Y. M.
Ng, Eric
Lo, Penny
Kai, Wu
Hao, Ji
Beica, Rozalia
Wee, Koh Sau
Ran, Jiang
Xi, Cao
Lim, Sze Pei
Lee, N. C.
Ko, Cheng-Ta
Yang, Henry
Chen, Y. H.
Tao, Mian
Lo, Jeffery
Lee, Ricky
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1574 - 1582
[24] Warpage Investigation of Fan-Out Wafer-Level Packaging With Novel Thermosetting Films
Li, Wei
Yu, Daquan
2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
[25] Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging
Che, F. X.
Ho, David
Ding, Mian Zhi
MinWoo, Daniel Rhee
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1879 - 1885
[26] Foldable Fan-out Wafer Level Packaging
Braun, T.
Becker, K. -F.
Raatz, S.
Minkus, M.
Bader, V.
Bauer, J.
Aschenbrenner, R.
Kahle, R.
Georgi, L.
Voges, S.
Woehrmann, M.
Lang, K. -D.
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 19 - 24
[27] Design, Materials, Process, Fabrication, and Reliability of Mini-LED RGB Display by Fan-Out Panel-Level Packaging
Lau, John H.
Ko, Cheng-Ta
Lin, Curry
Tseng, Tzvy-Jang
Yang, Kai-Ming
Xia, Tim
Lin, Puru Bruce
Peng, Chia-Yu
Lin, Eagle
Chang, Leo
Liu, Ning
Chiu, Show May
Lee, Tzu Nien
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 217 - 224
[28] Development of compression molding process for Fan-Out wafer level packaging
Julien, Bertheau
Fabrice, Duval F. C.
Tadashi, Kubota
Pieter, Bex
Koen, Kennes
Alain, Phommahaxay
Arnita, Podpod
Eric, Beyne
Andy, Miller
Gerald, Beyer
2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1965 - 1972
[29] 3D flexible Fan-Out Wafer-Level Packaging for Wearable Devices
Ouyang, Guangqi
Fukushima, Takafumi
Ren, Haoxiang
Iyer, Subramanian S.
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 601 - 605
[30] FAN-OUT WAFER-LEVEL PACKAGING FOR 3D IC HETEROGENEOUS INTEGRATION
Lau, John H.
2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,

← 1 2 3 4 5 →