Scaling OLTP Applications on Commodity Multi-Core Platforms

被引:6
|
作者
Cui, Yan [1 ]
Chen, Yu [1 ]
Shi, Yuanchun [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China
关键词
D O I
10.1109/ISPASS.2010.5452034
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-core processor architectures can have significant performance advantage over traditional single core designs, which are limited by power and processor complexity. Predictions based on Moore's Law state that a processor chip may accommodate thousands of cores in 5-10 years. Can software scale with the number of cores and achieve the performance potential? This paper uses two OLTP (online transaction processing) applications (TPCC-UVa and Sysbench-OLTP) as a case study to investigate this question and determine what the performance bottlenecks are. On an Intel 8-core platform, these applications (with slight modifications to run well on a many-core platform) achieve a speedup (in terms of the transaction throughput) of 3.68 and 5.26, respectively. To find the scalability bottlenecks the paper proposes a method based on function's scalability value metric. Functions with a high scalability value limit the scalability. By looking at the functions with the highest scalability value across all functions in the kernel, libraries, and application processes, the paper finds that database buffer pool contention, database synchronization primitives, scheduler overhead and lock contention in System V IPC are the main bottlenecks for TPCC-UVa. In Sysbench-OLTP, database synchronization primitives and the kernel scheduler limit scalability. The paper also explores several ideas such as scalable database lock, scalable spin lock and RCU-based IDR API to improve the scalability.
引用
收藏
页码:134 / 143
页数:10
相关论文
共 50 条
  • [41] The Multi-Resource Server for Predictable Execution on Multi-core Platforms
    Inam, Rafia
    Mahmud, Nesredin
    Behnam, Moris
    Nolte, Thomas
    Sjodin, Mikael
    2014 IEEE 20TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2014, : 1 - 11
  • [42] Buffer Dimensioning for Throughput Improvement of Dynamic Dataflow Signal Processing Applications on Multi-Core Platforms
    Michalska, Malgorzata
    Bezati, Endri
    Casale-Brunet, Simone
    Mattavelli, Marco
    2017 25TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO), 2017, : 1339 - 1343
  • [43] Reconfiguration in FPGA-Based Multi-Core Platforms for Hard Real-Time Applications
    Pezzarossa, Luca
    Schoeberl, Martin
    Sparso, Jens
    2016 11TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2016,
  • [44] Ensuring Confidentiality and Integrity of Multimedia Data on Multi-core Platforms
    Lee, Eunji
    Lee, Sungju
    Chung, Yongwha
    Cho, Hyeonjoong
    Pan, Sung Bum
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT 2, PROCEEDINGS, 2010, 6082 : 42 - +
  • [45] GRec: Automatic Computation of Reconfiguration Graphs for Multi-core Platforms
    Durrieu, Guy
    Pagetti, Claire
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (05)
  • [46] Mapping of Periodic Tasks in Reconfigurable Heterogeneous Multi-core Platforms
    Gammoudi, Aymen
    Chillet, Daniel
    Khalgui, Mohamed
    Benzina, Adel
    PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON EVALUATION OF NOVEL APPROACHES TO SOFTWARE ENGINEERING, 2018, : 99 - 110
  • [47] Improving the scalability of a symmetric iterative eigensolver for multi-core platforms
    Aktulga, Hasan Metin
    Yang, Chao
    Ng, Esmond G.
    Maris, Pieter
    Vary, James P.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2014, 26 (16): : 2631 - 2651
  • [48] Real-time embedded software for multi-core platforms
    Hsu, Ching-Hsien
    JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (03) : 245 - 246
  • [49] Parallel Implementation of Iterative Learning Controllers on Multi-core Platforms
    Haghi, Mojtaba
    Yao, Yusheng
    Goswami, Dip
    Goossens, Kees
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1704 - 1709
  • [50] Heterogeneity Exploration for Peak Temperature Reduction on Multi-Core Platforms
    Wang, Tianyi
    Fan, Ming
    Quan, Gang
    Ren, Shangping
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 107 - +