Thermal stress evolution in embedded Cu/low-k dielectric composite features

被引:10
|
作者
Murray, Conal E. [1 ]
Goldsmith, Charles C.
Shaw, Thomas M.
Doyle, James P.
Noyan, I. C.
机构
[1] IBM Corp, Div Res, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Microelect Div, Hopewell Jct, NY 12533 USA
[3] Columbia Univ, Dept Appl Phys & Appl Math, New York, NY 10027 USA
关键词
D O I
10.1063/1.2219727
中图分类号
O59 [应用物理学];
学科分类号
摘要
To determine the effect of low-modulus materials on the thermal stress evolution within interconnect metallization, thermal and residual stresses in copper features, embedded in an organosilicate glass (SiCOH) on a silicon substrate, were measured by x-ray diffraction as a function of temperature and calculated using finite element modeling. The elastic response of the structures was dictated by the thermal expansion mismatch between copper and silicon, the copper and SiCOH elastic moduli, and the composite geometry. The presence of a low-modulus layer between the features and underlying substrate plays a major role in the elastic stress relaxation generated during thermal cycling. (c) 2006 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [31] Adhesion of Cu and low-k dielectric thin films with tungsten carbide
    Lemonds, AM
    Kershen, K
    Bennett, J
    Pfeifer, K
    Sun, YM
    White, JM
    Ekerdt, JG
    JOURNAL OF MATERIALS RESEARCH, 2002, 17 (06) : 1320 - 1328
  • [32] SIMS study of Cu trapping and migration in low-k dielectric films
    Li, YP
    Hunter, J
    Tate, TJ
    APPLIED SURFACE SCIENCE, 2004, 231 : 791 - 795
  • [33] Suppression of stress induced failures in Cu/low-k interconnects
    Sun, SS
    Kwak, BL
    Burke, P
    Hall, GDR
    Bhatt, H
    Allman, D
    ADVANCED METALLIZATION CONFERENCE 2005 (AMC 2005), 2006, : 719 - 725
  • [34] Simulation and experiments of stress migration for Cu/low-k BEoL
    Zhai, CJ
    Yao, HW
    Marathe, AP
    Besser, PR
    Blish, RC
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (03) : 523 - 529
  • [35] Schottky Barrier Height at Dielectric Barrier/Cu Interface in low-k/Cu Interconnects
    King, S. W.
    French, M.
    Jaehnig, M.
    Kuhn, M.
    French, B.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 849 - 860
  • [36] The structural evolution of pore formation in low-k dielectric thin films
    Silverstein, MS
    Bauer, BJ
    Lee, HJ
    Hedden, RC
    Landes, B
    Lyons, J
    Kern, B
    Niu, J
    Kalantar, T
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 2003, 683 : 572 - 575
  • [37] Ab initio simulations of low-k and ultra low-k dielectric interconnects
    Tan, V. B. C.
    Dai, L.
    Yang, S. W.
    Chen, X. T.
    Wu, P.
    NANOSCIENCE AND TECHNOLOGY, PTS 1 AND 2, 2007, 121-123 : 1061 - 1064
  • [38] Thermal stability of nano-clustering silica low-k dielectric
    Demuynck, S
    Hong, E
    Le, QT
    Baklanov, M
    Van Hove, M
    Lee, JM
    ADVANCED METALLIZATION CONFERENCE 2005 (AMC 2005), 2006, : 227 - 232
  • [39] Analysis of thermal stresses in copper interconnect/low-k dielectric structures
    Shen, YL
    JOURNAL OF ELECTRONIC MATERIALS, 2005, 34 (05) : 497 - 505
  • [40] Analysis of thermal stresses in copper interconnect/low-k dielectric structures
    Y. -L. Shen
    Journal of Electronic Materials, 2005, 34 : 497 - 505