Analysis of Harmonic distortion in asymmetric underlap DG-MOSFET with high-k spacer

被引：9
|
作者：
Dutta, Arka [1 ]
Koley, Kalyan [1 ]
Sarkar, Chandan K. [1 ]
机构：
[1] Jadavpur Univ, Nano Device Simulat Lab, Elect & Telecommun Engn Dept, Kolkata 700032, India
来源：
MICROELECTRONICS RELIABILITY | 2014年 / 54卷 / 6-7期
关键词：
SUBTHRESHOLD ANALOG/RF PERFORMANCE; FRINGE CAPACITANCE; FINFETS; OPTIMIZATION; DGMOS; FETS;
D O I：
10.1016/j.microrel.2013.12.001
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In analog and RF circuit applications Harmonic distortion (HD) is an important reliability issue that arises due to non-linear performance of devices. In this paper, the asymmetric underlap double gate MOSFET (AUDG-MOSFET) is analyzed for the HD with high-k spacers. In this analysis the devices are compared for their primary distortion components designated by the second order distortion (HD2), the third order distortion (HD3) and the total harmonic distortion (THD). The distortion characteristics of the device are studied as a function of the gate voltage (V-gs) and the transconductance generation factor (g(m)/I-d) considering the influence of drain current (I-d) and the transconductance (g(m)). A significant improvement on the HD of the device by using high-k spacers is inferred, thereby ascertaining better reliability for RF applications. In addition to this, the distortion in the output characteristics of Cascade and differential amplifier circuits designed with AUDG-MOSFET device is also analyzed in detail. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1125 / 1132
页数：8
相关论文
共 50 条
  • [21] Numerical assessment of high-k spacer on symmetric S/D underlap GAA junctionless accumulation mode silicon nanowire MOSFET for RFIC design
    Gupta, Neha
    Kumar, Ajay
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2021, 127 (01):
  • [22] Performance Analysis of Gate Stack DG-MOSFET for Biosensor Applications
    Parija, Saradiya Kishor
    Swain, Sanjit Kumar
    Biswal, Sudhansu Mohan
    Adak, Sarosij
    Dutta, Pradipta
    SILICON, 2022, 14 (14) : 8371 - 8379
  • [23] Effect of Asymmetric Doping on Asymmetric underlap Dual-k Spacer FinFET
    Gopal, Maisagalla
    Vishvakarma, Santosh Kumar
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [24] Influence of sidewall spacer on threshold voltage of MOSFET with high-k gate dielectric
    Xu, J. P.
    Ji, F.
    Lai, P. T.
    Guan, J. G.
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 181 - 186
  • [25] High-K Spacer Dual-Metal Gate Stack Underlap Junctionless Gate All Around (HK-DMGS-JGAA) MOSFET for high frequency applications
    Goel, Anubha
    Rewari, Sonam
    Verma, Seema
    Gupta, R. S.
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2020, 26 (05): : 1697 - 1705
  • [26] High-K Spacer Dual-Metal Gate Stack Underlap Junctionless Gate All Around (HK-DMGS-JGAA) MOSFET for high frequency applications
    Anubha Goel
    Sonam Rewari
    Seema Verma
    R. S. Gupta
    Microsystem Technologies, 2020, 26 : 1697 - 1705
  • [27] Analog/RF and Power Performance Analysis of an Underlap DG AlGaN/GaN Based High-K Dielectric MOS-HEMT
    Akash Roy
    Rajrup Mitra
    Arnab Mondal
    Atanu Kundu
    Silicon, 2022, 14 : 2211 - 2218
  • [28] Analog/RF and Power Performance Analysis of an Underlap DG AlGaN/GaN Based High-K Dielectric MOS-HEMT
    Roy, Akash
    Mitra, Rajrup
    Mondal, Arnab
    Kundu, Atanu
    SILICON, 2022, 14 (05) : 2211 - 2218
  • [29] Impact of optimization on high-k material gate spacer in DG-FinFET device
    Roslan, Ameer F.
    Salehuddin, F.
    Zain, A. S. M.
    Kaharudin, K. E.
    PROCEEDINGS OF MECHANICAL ENGINEERING RESEARCH DAY 2019 (MERD'19), 2019, : 150 - 151
  • [30] DC and RF analysis of a misaligned heterostructure GaSb/SiGe junctionless DG-MOSFET
    Rout, Soumendra Prasad
    Dutta, Pradipta
    Maity, Subir Kumar
    PRAMANA-JOURNAL OF PHYSICS, 2022, 96 (04):
12345