Evaluating the Impact of Job Scheduling and Power Management on Processor Lifetime for Chip Multiprocessors

被引:0
|
作者
Coskun, Ayse K. [1 ]
Strong, Richard [1 ]
Tullsen, Dean M. [1 ]
Rosing, Tajana Simunic [1 ]
机构
[1] Univ Calif San Diego, San Diego, CA 92103 USA
关键词
RELIABILITY;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Temperature-induced reliability issues are among the major challenges for multicore architectures. Thermal hot spots and thermal cycles combine to degrade reliability. This research presents new reliability-aware job scheduling and power management approaches for chip multiprocessors. Accurate evaluation of these policies requires a novel simulation framework that can capture architecture-level effects over tens of seconds or longer, while also capturing thermal interactions among cores resulting from dynamic scheduling policies. Using this framework and a set of new thermal management policies, this work shows that techniques that offer similar performance, energy, and even peak temperature can differ significantly in their effects on the expected processor lifetime.
引用
收藏
页码:169 / 180
页数:12
相关论文
共 36 条
  • [21] Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache
    Kang, Kyungsu
    De Micheli, Giovanni
    Lee, Seunghan
    Kyung, Chong-Min
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 163 - +
  • [22] Impact of load pulse duration on power cycling lifetime of chip interconnection solder joints
    Junghaenel, M.
    Scheuermann, U.
    MICROELECTRONICS RELIABILITY, 2017, 76 : 480 - 484
  • [23] Evaluating the impact of data encoding techniques on the power consumption in networks-on-chip
    Palma, Jose C. S.
    Indrusiak, Leandro Soares
    Moraes, Fernando G.
    Ortiz, Alberto Garcia
    Glesner, Manfred
    Reis, Ricardo A. L.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 426 - +
  • [24] Fine-Grain Power Management in Manycore Processor and System-on-Chip (SoC) Designs
    De, Vivek
    2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 159 - 164
  • [25] Variability and reliability-aware Application tasks scheduling and power control (Voltage and Frequency Scaling) in the future Nanoscale Multiprocessors system on chip
    Bizot, Gilles
    Zergainoh, Nacer-Eddine
    Nicolaidis, Nichael
    2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2009, : 155 - 155
  • [26] Evolution-Based Real-Time Job Scheduling for Co-Optimizing Processor and Memory Power Savings
    Bahn, Hyokyung
    Cho, Kyungwoon
    IEEE ACCESS, 2020, 8 : 152805 - 152819
  • [27] Energy and Power Aware Job Scheduling and Resource Management: Global Survey - Initial Analysis
    Maiterth, Matthias
    Koenig, Gregory A.
    Pedretti, Kevin
    Jana, Siddhartha
    Bates, Natalie
    Borghesi, Andrea
    Montoya, Dave
    Bartolini, Andrea
    Puzovic, Milos
    2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, : 685 - 693
  • [28] Impact of Cache Power Reduction Techniques in Multi-core Processor using Network On-Chip Paradigm
    Roy, Abinash
    Jeevan, Sandhya
    Xu, Jingye
    Chowdhury, Masud H.
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 163 - 166
  • [29] Studying the Impact of Temperature Gradient on Electromigration Lifetime Using a Power Grid Test Structure with On-Chip Heaters
    Yi, Yong Hyeon
    Kim, Chris
    Zhou, Chen
    Kteyan, Armen
    Sukharev, Valeriy
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [30] The Impact of Nurse Scheduling Management on Nurses' Job Satisfaction in Army Hospital: A Cross-Sectional Research
    Rizany, Ichsan
    Hariyati, Rr Tutik Sri
    Afifah, Efy
    Rusdiyansyah
    SAGE OPEN, 2019, 9 (02):