Parameter Space for the Architecture of FFT-Based Montgomery Modular Multiplication

被引:19
|
作者
Chen, Donald Donglong [1 ]
Yao, Gavin Xiaoxu [1 ]
Cheung, Ray C. C. [1 ]
Pao, Derek [1 ]
Koc, Cetin Kaya [2 ]
机构
[1] City Univ Hong Kong, Dept Elect Engn, Hong Kong, Hong Kong, Peoples R China
[2] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA
关键词
Schonhage-Strassen algorithm; number theoretic transform (NTT); Montgomery modular multiplication; parallel computation; field-programmable gate array (FPGA); EXPONENTIATION; CRYPTOSYSTEMS; TRANSFORM; ALGORITHM;
D O I
10.1109/TC.2015.2417553
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modular multiplication is the core operation in public-key cryptographic algorithms such as RSA and the Diffie-Hellman algorithm. The efficiency of the modular multiplier plays a crucial role in the performance of these cryptographic methods. In this paper, improvements to FFT-based Montgomery Modular Multiplication (FFTM3) using carry-save arithmetic and pre-computation techniques are presented. Moreover, pseudo-Fermat number transform is used to enrich the supported operand sizes for the FFTM3. The asymptotic complexity of our method is O(l log l log log l), which is the same as the Schonhage-Strassen multiplication algorithm (SSA). A systematic procedure to select suitable parameter set for the FFTM3 is provided. Prototypes of the improved FFTM3 multiplier with appropriate parameter sets are implemented on Xilinx Virtex-6 FPGA. Our method can perform 3,100-bit and 4,124-bit modular multiplications in 6.74 and 7.78 mu s, respectively. It offers better computation latency and area-latency product compared to the state-of-the-art methods for operand size of 3,072-bit and above.
引用
收藏
页码:147 / 160
页数:14
相关论文
共 50 条
  • [41] An Optimized Montgomery Modular Multiplication Algorithm for Cryptography
    Narmadha, G.
    Balasubadra, K.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2013, 13 (01): : 118 - 123
  • [42] High radix Montgomery Modular Multiplication on FPGA
    Mohamed, Anane
    Nadjia, Anane
    2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [43] HARDWARE IMPLEMENTATION OF MONTGOMERY MODULAR MULTIPLICATION ALGORITHM
    ELDRIDGE, SE
    WALTER, CD
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (06) : 693 - 699
  • [44] Some improvement on RNS montgomery modular multiplication
    Bajard, JC
    Didier, LS
    Kornerup, P
    Rico, F
    ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS X, 2000, 4116 : 214 - 225
  • [45] Design of Montgomery multiplication architecture based on programmable cellular automata
    Jeon, JC
    Yoo, KY
    COMPUTATIONAL INTELLIGENCE, 2004, 20 (03) : 495 - 502
  • [46] FPGA Implementation of RSA based on Carry Save Montgomery Modular Multiplication
    Verma, Rupali
    Dutta, Maitreyee
    Vig, Renu
    2016 INTERNATIONAL CONFERENCE ON COMPUTATIONAL TECHNIQUES IN INFORMATION AND COMMUNICATION TECHNOLOGIES (ICCTICT), 2016,
  • [47] CRT RSA Decryption: Modular Exponentiation based solely on Montgomery Multiplication
    Carlos Neto, Joao
    Tenca, Alexandre Ferreira
    Ruggiero, Wilson Vicente
    2015 49TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2015, : 431 - 436
  • [48] Faster Interleaved Modular Multiplication Based on Barrett and Montgomery Reduction Methods
    Knezevic, Miroslav
    Vercauteren, Frederik
    Verbauwhede, Ingrid
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (12) : 1715 - 1721
  • [49] Efficient interleaved Montgomery modular multiplication for lattice-based cryptography
    Akleylek, Sedat
    Tok, Zaliha Yuce
    IEICE ELECTRONICS EXPRESS, 2014, 11 (22):
  • [50] Pixel-and-column pipeline architecture for FFT-based image processor
    Morikawa, M
    Katsumata, AT
    Kobayashi, K
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 687 - 690