Performance Analysis of Cascaded Multilevel Inverter with Reduced Switched Topology

被引：0
|
作者：
Garapati, Durga Prasad [1 ]
Jegathesan, V [2 ]
Nalli, Praveen Kumar [1 ]
Bhukya, Ramu [1 ]
Bharathi, Bommina Sravani Vijaya [1 ]
Duvvuri, S. S. S. R. Sarathbabu [1 ]
机构：
[1] Shri Vishnu Engn Coll Women Autonomous Bhimavaram, Dept EEE, Bhimavaram, India
[2] Karunya Inst Technol & Sci, Dept EEE, Coimbatore, Tamil Nadu, India
来源：
2018 IEEE 8TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON) | 2018年
关键词：
Multilevel Inverter; Photovoltaic; Reduced Switch; Total Harmonic Distortion; CONVERTERS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Multilevel inverter plays a crucial role in industrial applications. The performance of cascaded multilevel inverter (CMLI) with reduced switch count is analyzed in this paper. If the switches have been increased the switching loss and THD will increase. The preferred topology is simulated for seven level and fifteen level by considering isolated DC source and PV. The reduced % THD is identified compare to other topologies. Four switches continuously working at fundamental switching frequency is considered as one of the advantage of the topology.
引用
收藏
页数：5
相关论文
共 50 条
  • [41] An improved topology of cascaded multilevel inverter with low switch count
    Das B.
    Patra M.
    Chatterjee D.
    Bhattacharya A.
    International Journal of Power Electronics, 2020, 12 (01) : 1 - 29
  • [42] A Modified Switched-Diode Topology for Cascaded Multilevel Inverters
    Karasani, Raghavendra Reddy
    Borghate, Vijay B.
    Meshram, Prafullachandra M.
    Suryawanshi, H. M.
    JOURNAL OF POWER ELECTRONICS, 2016, 16 (05) : 1706 - 1715
  • [43] A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Adil
    Memon, Mudasir Ahmed
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02):
  • [44] A New Topology for Cascaded Multilevel Inverter to Generate More Voltage Levels with a Reduced Count of Power Switches
    Ranjbarizad, Vida
    Aalami, Mohammadamin
    Babaei, Ebrahim
    2019 4TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND THEIR APPLICATIONS (ICPEA), 2019,
  • [45] Analysis of Switches Blocking Voltages in A Voltage Taps Based Cascaded Multilevel Inverter Topology
    Mohamad, A. Syukri
    Radzi, Mohd Amran Mohd
    Mailah, Nashiren Farzilah
    Othman, Mohammad Lutfi
    2017 3RD IEEE CONFERENCE ON ENERGY CONVERSION (CENCON), 2017, : 27 - 31
  • [46] Review of Multilevel Inverter Topology Research Using Switched Capacitor/Switched Inductor
    Wu X.
    Qi J.
    Liu J.
    Yang A.
    Lyu G.
    Zhao Z.
    Zhang X.
    Zhao, Zhigang (travios.zhao@163.com), 1600, Chinese Society for Electrical Engineering (40): : 222 - 233
  • [47] A multilevel inverter using switched capacitors with reduced components
    Taheri, Asghar
    Rasulkhani, Ahad
    Ren, Hai-Peng
    IET POWER ELECTRONICS, 2020, 13 (17) : 3954 - 3962
  • [48] Multilevel inverter topology based on series connected switched sources
    Gupta, Krishna Kumar
    Jain, Shailendra
    IET POWER ELECTRONICS, 2013, 6 (01) : 164 - 174
  • [49] A Four-Legged H-Bridge Inverter Topology for Cascaded Multilevel Inverter
    Munib, Muhammad
    Qureshi, Khurram Karim
    Gu, Jason
    Asad, Muhammad Usman
    Butt, Naureen
    Farooq, Umar
    2021 4TH INTERNATIONAL SYMPOSIUM ON ADVANCED ELECTRICAL AND COMMUNICATION TECHNOLOGIES (ISAECT), 2021,
  • [50] Cascaded cross-switched multilevel inverter in symmetric and asymmetric conditions
    Kangarlu, Mohammad Farhadi
    Babaei, Ebrahim
    Sabahi, Mehran
    IET POWER ELECTRONICS, 2013, 6 (06) : 1041 - 1050
12345