Low resistance copper interconnects with MOCVD TiN(Si) barrier for sub-0.13μm applications

被引:0
|
作者
de Felipe, TS [1 ]
Ganesan, D [1 ]
Alers, G [1 ]
Klawuhn, E [1 ]
Vijayendran, A [1 ]
Danek, M [1 ]
Pfeifer, K [1 ]
机构
[1] Novellus Syst Inc, San Jose, CA 95134 USA
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
MOCVD TiN(Si), deposited using tetrakis(diethylamido) titanium (TDEAT) and ammonia, was evaluated as a barrier for copper damascene interconnect by testing via resistance, via chain yield, bias-temperature-stress (BTS), electromigration (EM) reliability, and electrochemical fill performance. Via chain yields were equal or better then those obtained for the PVD Ta baseline. Despite a bulk resistivity of 600 p-Q-cm the via resistance of TiN(Si) was considerably lower than the PVD reference, provided that the thickness of TiN(Si) did not exceed 75Angstrom. EELS analysis showed that CVD TiN(Si) has different nucleation characteristics on copper than on oxide ILD. A discontinuous barrier on copper accounted for the low via resistance observed. Further analysis demonstrated that the nucleation phenomenon extends to lower CVD TiN(Si) deposition temperatures. A lower deposition temperature (250degreesC) resulted in improved step coverage. The electrochemical fill experiments performed resulted in void free fill of the structures. The results obtained from BTS and EM testing on CVD TiN(Si) yielded mean time to failure that was equal or better than the PVD Ta reference.
引用
收藏
页码:549 / 554
页数:6
相关论文
共 14 条
  • [1] Low resistance Ti or Co salicided raised source drain transistors for sub-0.13μm CMOS technologies
    Chao, CP
    Violette, KE
    Unnikrishnan, S
    Nandakumar, M
    Wise, RL
    Kittl, JA
    Hong, QZ
    Chen, IC
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 103 - 106
  • [2] Effects of metal stacks and patterned metal profiles on the electromigration characteristics in super-thin AlCu interconnects for sub-0.13 μm technology
    Lee, Min Hyung
    Kwon, Yong Min
    Pyo, Sung Gyu
    Lee, Han Choon
    Han, Jae-Won
    Paik, Kyung-Wook
    THIN SOLID FILMS, 2011, 519 (11) : 3906 - 3913
  • [3] A 0.13μm CMOS platform with Cu low-k interconnects for system on chip applications
    Schiml, T
    Biesemans, S
    Brase, G
    Burrell, L
    Cowley, A
    Chen, KC
    Von Ehrenwall, A
    Von Ehrenwall, B
    Felsner, P
    Gill, J
    Grellner, F
    Guarin, F
    Han, LK
    Hoinkis, M
    Hsiung, E
    Kaltalioglu, E
    Kim, P
    Knoblinger, G
    Kulkarni, S
    Leslie, A
    Mono, T
    Schafbauer, T
    Schroeder, U
    Schruefer, K
    Spooner, T
    Warner, D
    Wang, C
    Wong, R
    Demm, E
    Leung, P
    Stetter, M
    Wann, C
    Chen, JK
    Crabbé, E
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 101 - 102
  • [4] Barrier reliability of ALD TaN on sub-100 nm copper low-k interconnects
    Tokei, Z
    Gailledrat, T
    Li, YL
    Schuhmacher, J
    Mandrekar, T
    Guggilla, S
    Mebarki, B
    Maex, K
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 801 - 805
  • [5] Hetero-epitaxy of Lg= 0.13-μm metamorphic AlInAs/GaInAs HEMT on Si substrates by MOCVD for logic applications
    黄杰
    黎明
    赵倩
    顾雯雯
    刘纪美
    Chinese Physics B, 2015, 24 (08) : 529 - 533
  • [6] Hetero-epitaxy of Lg=0.13-μm metamorphic AlInAs/GaInAs HEMT on Si substrates by MOCVD for logic applications
    Huang Jie
    Li Ming
    Zhao Qian
    Gu Wen-Wen
    Lau Kei-May
    CHINESE PHYSICS B, 2015, 24 (08)
  • [7] Integrated IMP Ti and MOCVD TiN for 300mm W barrier and liner for sub 0.18 μm IC processing
    Tolia, A
    Menezes, M
    Li, J
    Jackson, M
    Pavate, V
    Khurana, N
    Mosely, R
    Narasimhan, M
    Chang, M
    Chen, FS
    MULTILEVEL INTERCONNECT TECHNOLOGY III, 1999, 3883 : 130 - 136
  • [8] Role of dielectric and barrier integrity in reliability of sub-100 nm copper low-k interconnects
    Tokei, Z
    Van Aelst, J
    Waldfried, C
    Escorcia, O
    Roussell, P
    Richard, O
    Travaly, Y
    Beyer, GP
    Maex, K
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 495 - 500
  • [9] Study of low temperature MOCVD deposition of TiN barrier layer for copper diffusion in high aspect ratio through silicon vias
    Djomeni, Larissa
    Mourier, Thierry
    Minoret, Stephane
    Fadloun, Sabrina
    Piallat, Fabien
    Burgess, Steve
    Price, Andrew
    Zhou, Yun
    Jones, Christopher
    Mathiot, Daniel
    Maitrejean, Sylvain
    MICROELECTRONIC ENGINEERING, 2014, 120 : 127 - 132
  • [10] A low-power 5GHz transceiver in 0.13 μm CMOS for OFDM applications with sub-mm2 area
    Han, Yiping
    Larson, Lawrence E.
    2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 361 - +