DRA: A dependable architecture for high-performance routers

被引:0
|
作者
Mandviwalla, M [1 ]
Tzeng, NF [1 ]
机构
[1] Univ SW Louisiana, Ctr Adv Comp Studies, Lafayette, LA 70504 USA
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Due to a relentless increase in the amount of mission-critical real-time traffic over a revenue-generating network, dependability has come forth as a vital measure for such a network. To prevent extended downtimes and loss of critical data, most commercial routers achieve-fault tolerance by adding substantial redundancies for critical components. However, they often fail to utilize existing resources efficiently, unduly limiting their achievable dependability. To significantly improve the dependability of existing routers, we propose an efficient dependable architecture for high-performance routers, called dependable router architecture (DRA). DRA augments existing resources to create an additional level of interconnection across linecards for channeling resources from non-faulty linecards to linecards with faulty components. We analyze DRA using Markov models to assess its dependability improvement.
引用
收藏
页码:265 / 272
页数:8
相关论文
共 50 条
  • [31] Guest editorial - High-performance optical switches/routers for high-speed Internet
    Hamdi, M
    Chao, HJ
    Blumenthal, DJ
    Leonardi, E
    Qiao, CM
    Yun, KY
    Ramaswami, R
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2003, 21 (07) : 1013 - 1017
  • [32] Achieving High-Performance On-Chip Networks With Shared-Buffer Routers
    Tran, Anh T.
    Baas, Bevan M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (06) : 1391 - 1403
  • [33] High-performance optical-label switching packet routers and smart edge routers for the next-generation Internet
    Ben Yoo, SJ
    Xue, F
    Bansal, Y
    Taylor, J
    Pan, Z
    Cao, J
    Jeon, M
    Nady, T
    Goncher, G
    Boyer, K
    Okamoto, K
    Kamei, S
    Akella, V
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2003, 21 (07) : 1041 - 1051
  • [34] Dynamic hardware plugins: exploiting reconfigurable hardware for high-performance programmable routers
    Taylor, DE
    Turner, JS
    Lockwood, JW
    Horta, EL
    COMPUTER NETWORKS, 2002, 38 (03) : 295 - 310
  • [35] Performance prediction of data streams on high-performance architecture
    Gautam, Bhaskar
    Basava, Annappa
    HUMAN-CENTRIC COMPUTING AND INFORMATION SCIENCES, 2019, 9 (01)
  • [36] High-performance mid-infrared plasmonic bispectral routers by inverse design
    Li, Xuanxuan
    Liu, Huayou
    Yang, Shiyu
    He, Li
    Su, Zhijuan
    Dan, Yaping
    APPLIED PHYSICS LETTERS, 2025, 126 (01)
  • [37] A FIRMWARE ARCHITECTURE FOR MULTIPLE HIGH-PERFORMANCE MEASUREMENTS
    OBRIEN, DP
    HEWLETT-PACKARD JOURNAL, 1993, 44 (06): : 17 - 30
  • [38] The BORG distributed architecture for high-performance computing
    Mou, ZG
    Duong, L
    Donuhue, D
    Ku, HC
    APPLICATIONS OF HIGH-PERFORMANCE COMPUTING IN ENGINEERING VI, 2000, 6 : 399 - 408
  • [39] Runnemede: An Architecture for Ubiquitous High-Performance Computing
    Carter, Nicholas P.
    Agrawal, Aditya
    Borkar, Shekhar
    Cledat, Romain
    David, Howard
    Dunning, Dave
    Fryman, Joshua
    Ganev, Ivan
    Golliver, Roger A.
    Knauerhase, Rob
    Lethin, Richard
    Meister, Benoit
    Mishra, Asit K.
    Pinfold, Wilfred R.
    Teller, Justin
    Torrellas, Josep
    Vasilache, Nicolas
    Venkatesh, Ganesh
    Xu, Jianping
    19TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA2013), 2013, : 198 - 209
  • [40] Hiba: Hierarchical High-Performance Blockchain Architecture
    Obiri, Isaac Amankona
    Gao, Jianbin
    Xia, Qi
    Xia, Hu
    Cobblah, Christian Nii Aflah
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2024,