Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors

被引:13
|
作者
Li, Xin [1 ]
Li, Zhi [1 ]
Zhou, Wei [1 ]
Duan, Zhemin [1 ]
机构
[1] Northwestern Polytech Univ, Dept Micronano Elect & Integrated Circuits, Xian 710072, Peoples R China
基金
中国国家自然科学基金;
关键词
Temperature sensors; Temperature measurement; System-on-chip; Thermal management; Sensor phenomena and characterization; Convolutional neural networks (CNNs); dynamic thermal management (DTM); infrared imaging; temperature sensing; thermal sensors; MANAGEMENT; ALLOCATION; FEATURES;
D O I
10.1109/TVLSI.2020.3012833
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Thermal issues seriously restrict the quality, reliability, and lifetime of semiconductor chips. To prevent thermal runaway situations, modern processors deploy numerous on-die thermal sensors to collect temperature information, which is then used to guide dynamic thermal management (DTM) mechanisms. Accurate on-chip temperature information is critical for DTM as temperature overestimation will degrade the performance by an unnecessary invocation of thermal control mechanisms, and underestimation will result in the reliability issues of the systems. In this article, two effective techniques are proposed to achieve an accurate on-chip temperature sensing. The first technique is a synergistic calibration method for forecasting the actual temperatures of noisy thermal sensors. Second, we propose a full thermal characterization technique based on convolutional neural networks (CNNs) to accurately recover the entire thermal maps by using a limited number of thermal sensors. In a realistic scenario, these two techniques can be used in combination to provide a more accurate thermal monitoring. By utilizing the sophisticated infrared imaging setup, the effectiveness of the proposed techniques is validated on a real 45-nm AMD quad-core chip. The simulation results show that the methods achieve significant improvements compared with existing techniques in the literature. The successful implementation of the proposed methods will significantly improve the efficiency of DTM.
引用
收藏
页码:2328 / 2341
页数:14
相关论文
共 50 条
  • [41] Hybrid Temperature Sensor Network for Area-Efficient On-Chip Thermal Map Sensing
    Paek, Seungwook
    Shin, Wongyu
    Lee, Jaeyoung
    Kim, Hyo-Eun
    Park, Jun-Seok
    Kim, Lee-Sup
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (02) : 610 - 618
  • [42] Thermal-Safe Dynamic Test Scheduling Method Using On-Chip Temperature Sensors for 3D MPSoCs
    Pasumarthi, Rama Kumar
    Devanathan, V. R.
    Visvanathan, V.
    Potluri, Seetal
    Kamakoti, V.
    JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (05) : 684 - 695
  • [43] Exploring the Effects of On-Chip Thermal Variation on High-Performance Multicore Architectures
    Cher, Chen-Yong
    Kursun, Eren
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2011, 8 (01)
  • [44] Loop restructuring for data I/O minimization on limited on-chip memory embedded processors
    Tembe, W
    Pande, S
    IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (10) : 1269 - 1280
  • [45] MEMS Resonant Beam with Outstanding Uniformity of Sensitivity and Temperature Distribution for Accurate Gas Sensing and On-Chip TGA
    Lu, Zheng
    Jia, Hao
    Wang, Ding
    Yu, Haitao
    SENSORS, 2024, 24 (08)
  • [46] On-Chip Surface Temperature Sensing of IC Chips Using ZnCuInS Quantum Dots
    Wang, He-lin
    Zhang, Yu
    Liu, Wen-yan
    Wang, Guo-guang
    Zhang, Tie-qiang
    INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC ENGINEERING (EEE 2014), 2014, : 186 - 189
  • [47] All-Digital On-Chip Heterogeneous Sensors for Tracking the Minimum Energy Point of Processors
    Hokimoto, Shu
    Shiomi, Jun
    Ishihara, Tohru
    Onodera, Hidetoshi
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2018, : 128 - 133
  • [48] Optimization of the Bias Current Network for Accurate On-Chip Thermal Monitoring
    Long, Jieyi
    Memik, Seda Ogrenci
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1365 - 1368
  • [49] A Proposed RTL Design Technique for Highly Optimized On-Chip Data Processors of MEMS Sensors
    Horvath, Peter
    Hosszu, Gabor
    Kovacs, Ferenc
    2015 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), 2015,
  • [50] Evaluation of Multicore Processors for Embedded Systems by Parallel Benchmark Program Using OpenMP
    Hanawa, Toshihiro
    Sato, Mitsuhisa
    Lee, Jinpil
    Imada, Takayuki
    Kimura, Hideaki
    Boku, Taisuke
    EVOLVING OPENMP IN AN AGE OF EXTREME PARALLELISM, 2009, 5568 : 15 - 27