Robust and energy-efficient carbon nanotube FET-based MVL gates: A novel design approach

被引:40
|
作者
Sharifi, Fazel [1 ]
Moaiyeri, Mohammad Hossein [1 ]
Navi, Keivan [1 ]
Bagherzadeh, Nader [2 ]
机构
[1] Shahid Beheshti Univ, Fac Elect & Comp Engn, Tehran, Iran
[2] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA USA
关键词
Nanoelectronics; Multiple valued logic (MVL); CNTFET; Low-power design; MULTIPLE-VALUED LOGIC; TRANSISTORS INCLUDING NONIDEALITIES; COMPACT SPICE MODEL; CMOS CIRCUITS; POWER; NANOTECHNOLOGY; PERFORMANCE; ELECTRONICS; ADDERS; SPEED;
D O I
10.1016/j.mejo.2015.09.018
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper energy-efficient multiple valued logic (MVL) circuits based on carbon nanotube field effect transistor (CNTFET) are proposed. These circuits are designed based on the unique properties of CNTFETs, such as having same mobility for electrons and holes and also capability of adopting desirable threshold voltage by adjusting the CNTs diameters. The proposed designs have high driving capability, larger noise margins and higher robustness as compared to the previous CNTFET-based designs. The proposed quaternary circuits are examined using HSPICE simulator with the standard CNTFET technology. Simulation results demonstrate more energy-efficient and robust operation of the proposed designs, as compared to the other state-of-the-art CNTFET-based MVL circuits, recently presented in the literature. According to the simulation results the proposed STNOT, STNAND and STNOR circuits have on average 82%, 76% and 45% lower power-delay product (PDP), respectively as compared to their state-of-the-art counterparts. In addition, the proposed QNOT, QNAND and QNOR circuits have the average PDP improvements of 79%, 42% and 61%, respectively, as compared the other recently presented CNTFET-based quaternary designs. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1333 / 1342
页数:10
相关论文
共 50 条
  • [1] Ultra-low-power carbon nanotube FET-based quaternary logic gates
    Sharifi, Fazel
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    Bagherzadeh, Nader
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (09) : 1524 - 1537
  • [2] Design and analysis of energy-efficient compressors based on low-power XOR gates in carbon nanotube technology
    Tavakkoli, Elmira
    Aminian, Mahdi
    IET CIRCUITS DEVICES & SYSTEMS, 2022, 16 (03) : 240 - 256
  • [3] Comparative Analysis and Energy-Efficient Write Scheme of Ferroelectric FET-Based Memory Cells
    Ko, Dong Han
    Oh, Tae Woo
    Lim, Sehee
    Kim, Se Keon
    Jung, Seong-Ook
    IEEE ACCESS, 2021, 9 : 127895 - 127905
  • [4] A Biomimetic Tunnel FET-Based Spiking Neuron for Energy-Efficient Neuromorphic Computing With Reduced Hardware Cost
    Luo, Jin
    Chen, Cheng
    Huang, Qianqian
    Huang, Ru
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (02) : 882 - 886
  • [5] Energy and Area Efficient Tunnel FET-based Spiking Neural Networks
    Rajasekharan, Dinesh
    Chauhan, Sarvesh S.
    Trivedi, Amit Ranjan
    Chauhan, Yogesh Singh
    2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 59 - 61
  • [6] TBAL: Tunnel FET-Based Adiabatic Logic for Energy-Efficient, Ultra-Low Voltage IoT Applications
    Liu, Jheng-Sin
    Clavel, Michael B.
    Hudait, Mantu K.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 210 - 218
  • [7] A novel and robust packaging technology for miniaturized FET-based biosensors with microfluidic channels
    Hsu, Chen-Pin
    Chen, Pei-Chi
    Wang, Yu-Lin
    SOLID-STATE ELECTRONICS AND PHOTONICS IN BIOLOGY AND MEDICINE 3, 2016, 72 (06): : 33 - 35
  • [8] Novel carbon nanotube FET design with tunable polarity
    Lin, YM
    Appenzeller, J
    Avouris, P
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 687 - 690
  • [9] Cross-Coupled Ferroelectric FET-Based Ternary Content Addressable Memory With Energy-Efficient Match Line Scheme
    Lim, Sehee
    Ko, Dong Han
    Kim, Se Keon
    Jung, Seong-Ook
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (02) : 806 - 818
  • [10] Energy-Efficient Recessed-Source/Drain SOI Feedback FET-Based Oscillators and Coupled Networks for Neuromorphic Computing
    Suddarsi, Sasi Kiran
    Jagalchandran, Dhanaraj Kakkanattu
    Saramekala, Gopi Krishna
    IEEE ACCESS, 2024, 12 : 195854 - 195865