Design and Implementation of a Single-chip ARM-based USB Interface JTAG Emulator

被引:4
|
作者
Chen, Xuhui [1 ]
Zhang, Dengyi [1 ]
Yang, Hongyun [2 ]
机构
[1] Wuhan Univ, Comp Sch, Wuhan 430072, Hubei, Peoples R China
[2] Wuhan Univ, Natl Engn Res Ctr Multimedia Software, Wuhan 430072, Hubei, Peoples R China
关键词
D O I
10.1109/SEC.2008.13
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Boundary-scan technology is a popular design-for-test technology, which is used by some embedded chips by means of embedding special boundary scan cells inside the circuits. It allows the debugger to talk via a JTAG port directly to the ICs core. As more and more chips using the JTAG interface, the application of JTAG emulator becomes frequent. Commercial JTAG emulators using parallel port on the market are usually expensive and inconvenience. This paper describes two methods to design an inexpensive USB interface JTAG emulator based on a single-chip ARM, including theirs hardware and software. One is the GPIO pins of an ARM device are used to generate TAP timing and its USB port is used to communicate with PC Another is used the SPI interface to generate higher TICK Result shows that this emulator not only has high speed but also is portable.
引用
收藏
页码:272 / +
页数:2
相关论文
共 50 条
  • [31] Single-chip microelectronic system to interface with living cells
    Heer, F.
    Hafizovic, S.
    Ugniwenko, T.
    Frey, U.
    Franks, W.
    Perriard, E.
    Perriard, J.-C.
    Blau, A.
    Ziegler, C.
    Hierlemann, A.
    BIOSENSORS & BIOELECTRONICS, 2007, 22 (11): : 2546 - 2553
  • [32] A SINGLE-CHIP U-INTERFACE TRANSCEIVER FOR ISDN
    SALLAERTS, D
    RABAEY, DH
    DIERCKX, RF
    SEVENHANS, J
    HASPESLAGH, DR
    DECEULAER, BJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) : 1011 - 1021
  • [33] Implementation of the Web Module for Intelligent Housing System based on a single-chip microcomputer
    Kulach, Bartlomiej
    Tokarz, Krzysztof
    PROCEEDINGS OF THE 2008 1ST INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, 2008, : 479 - 482
  • [34] Design and implementation of the AEGIS single-chip secure processor using physical random functions
    Suh, GE
    O'Donnell, CW
    Sachdev, I
    Devadas, S
    32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 25 - 36
  • [35] THERMAL DESIGN OF AN LSI SINGLE-CHIP PACKAGE
    ELLISON, GN
    IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1976, 12 (04): : 371 - 378
  • [36] A single-chip HDTV video decoder design
    Sita, R
    Brosz, E
    Meyer, R
    Phillips, L
    Ryan, RT
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (03) : 519 - 526
  • [37] SINGLE-CHIP IMPLEMENTATION OF FEATURE MEASUREMENT FOR LPC-BASED SPEECH RECOGNITION
    ACKENHUSEN, JG
    OH, YH
    AT&T TECHNICAL JOURNAL, 1985, 64 (08): : 1787 - 1805
  • [38] DESIGN CONSIDERATIONS FOR SINGLE-CHIP COMPUTERS OF THE FUTURE
    PATTERSON, DA
    SEQUIN, CH
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (02) : 108 - 116
  • [39] Design of Common Modulation Signal Generator Based on Single-Chip Microcomputer
    Ni, Guoqi
    Peng, Xin
    Huang, Linglu
    Wang, Lina
    INDUSTRIAL INSTRUMENTATION AND CONTROL SYSTEMS II, PTS 1-3, 2013, 336-338 : 1593 - 1596
  • [40] Adaptive Control Research and Design Based on STC Single-Chip Microcomputer
    Xu, Qiang
    Zhang, Qian
    Ren, Kaichun
    Zhang, Xingqi
    Li, Shigang
    ELECTRICAL POWER & ENERGY SYSTEMS, PTS 1 AND 2, 2012, 516-517 : 1678 - +