Compact Delay Test Generation with a Realistic Low Cost Fault Coverage Metric

被引：3

作者：

Wang, Zheng ^{[1
]}

Walker, D. M. H. ^{[1
]}

机构：

[1] Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX 77843 USA

来源：

2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 2009年

关键词：

D O I：

10.1109/VTS.2009.55

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a realistic low cost fault coverage metric targeting both global and local delay faults. It suggests the test strategy of generating a different number of the longest paths for each line in the circuit while maintaining high fault coverage. This metric has been integrated into the CodGen ATPG tool. Experimental results show significant reductions in test generation time and vector count on ISCAS89 and industry designs.

引用

页码：59 / 64

页数：6

共 50 条

[31] GENERATION OF NEW MARCH TESTS WITH LOW TEST POWER AND HIGH FAULT COVERAGE BY TEST SEQUENCE REORDERING USING GENETIC ALGORITHM
Gayathri, C., V
Kayalvizhi, N.
Malligadevi, M.
2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 699 - 703
[32] BOUNDS ON POPULATION COVERAGE USING TEST-GENERATION BY FAULT SAMPLING
FARHAT, H
FROM, S
MICROPROCESSORS AND MICROSYSTEMS, 1992, 16 (05) : 269 - 275
[33] Software Test Case Generation Based on the Fault Propagation Path Coverage
Wang Kun
Wang Yichen
ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM 2016 PROCEEDINGS, 2016,
[34] Fuzzy delay model based fault simulator for crosstalk delay fault test generation in asynchronous sequential circuits
S JAYANTHY
M C BHUVANESWARI
Sadhana, 2015, 40 : 107 - 119
[35] Fuzzy delay model based fault simulator for crosstalk delay fault test generation in asynchronous sequential circuits
Jayanthy, S.
Bhuvaneswari, M. C.
SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2015, 40 (01): : 107 - 119
[36] A method of test generation for path delay faults using stuck-at fault test generation algorithms
Ohtake, S
Ohtani, K
Fujiwara, H
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 310 - 315
[37] Towards Generating Realistic and High Coverage Test Data for Constraint-Based Fault Injection
Qian, Ju
Wang, Yan
Lin, Fusheng
Li, Changjian
Zhang, Zhiyi
Yan, Xuefeng
INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2020, 30 (03) : 451 - 479
[38] Low Power Test Generation for Path Delay Faults
Kumar, M. M. Vaseekar
Tragoudas, S.
JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (02) : 194 - 205
[39] Enhancing delay fault coverage through low-power segmented scan
Zhang, Z.
Reddy, S. M.
Pomeranz, I.
Rajski, J.
Al-Hashimi, B. M.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (03): : 220 - 229
[40] An effective path delay fault test generation algorithm for digital circuit
Zhao Ying
Meng Xiang
Hang Zhigang
Qu Pingping
ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 119 - 122

← 1 2 3 4 5 →