Electrostatic Investigation of Intended Source Drain Ultra Thin Body FD-SOI MOSFET

被引:5
|
作者
Mishra, Vimal Kumar [1 ]
Rao, Nitu [1 ]
机构
[1] Jaypee Inst Informat Technol, Dept Elect & Commun Engn, Noida 201301, UP, India
关键词
Electric-field; Surface potential; I-on to I-off current ratio; Sub; threshold slope; Trans-conductance; Parasitic capacitances; ELECTRIC-FIELD; PERFORMANCE; TECHNOLOGY;
D O I
10.1007/s12633-020-00377-6
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
In this paper, the proposed modified source and modified drain fully depleted silicon-on-insulator metal oxide semiconductor field effect transistor (FD-SOI MOSFET) presents better electrical performance as compared to the developed channel FD-SOI MOSFET with electric field modulation (DC-EFM FD-SOI MOSFET) Anvarifard MK, Orouji AA (IEEE Trans Electron Devices 65:1653-1657, 2018). Furthermore, the optimized modified source (MS), modified drain (MD) and modified source and drain (MS-MD) ultra-thin body (UTB) FD-SOI structure is also studied. The analysis and simulation has completed in regard to electrical parameter like threshold voltage, subthreshold slope, leakage current, on current to off current ratio (I-on/I-off), substrate potential, and electric field distribution. By application of a low doping source profile underneath the high doping source profile in modified drain (MD) FD-SOI MOSFET shows improved sub-threshold slope, least leakage current, higher electric field inside drain area and approximately equal electric field peak at drain channel interfaces. Analyses also presents optimized modified source-drain (MS-MD) UTB FD-SOI MOSFET have least source to drain and approximately equal gate to drain capacitance of modified drain (MD) FD-SOI MOSFET. Moreover, simulation of modified-source (MS) FD-SOI shows best result with respect to higher surface potential and higher electron mobility. This comparison depicts that modified source-drain (MS-MD) UTB FD-SOI MOSFET is found to be compatible with analog as well as digital application.
引用
收藏
页码:2819 / 2827
页数:9
相关论文
共 50 条
  • [41] 1/f Noise responses of Ultra-Thin Body and Buried oxide FD-SOI PMOSFETs under total ionizing dose irradiation
    Zhang, Ruiqin
    Zheng, Qiwen
    Lu, Wu
    Cui, Jiangwei
    Li, Yudong
    Guo, Qi
    RADIATION EFFECTS AND DEFECTS IN SOLIDS, 2021, 176 (11-12): : 1202 - 1214
  • [42] Topology and design investigation on thin film silicon BIMOS device for ESD protection in FD-SOI technology
    Galy, Ph.
    de Conti, L.
    Delahaye, G.
    Anghel, L.
    Vinet, M.
    Cristoloveanu, S.
    MICROELECTRONICS RELIABILITY, 2019, 100
  • [43] Reconfigurable ultra-thin film GDNMOS device for ESD protection in 28 nm FD-SOI technology
    Athanasiou, Sotirios
    Legrand, Charles-Alexandre
    Cristoloveanu, Sorin
    Galy, Philippe
    SOLID-STATE ELECTRONICS, 2017, 128 : 172 - 179
  • [44] Schottky source/drain SOI MOSFET with shallow doped extension
    Nishisaka, M
    Matsumoto, S
    Asano, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2009 - 2013
  • [45] Schottky source/drain SOI MOSFET with shallow doped extension
    Nishisaka, M. (mika@cms.kyutech.ac.jp), 2009, Japan Society of Applied Physics (42):
  • [46] High performance dual-gate FD-SOI CMOS process with an ultra thin TiSi2
    Nakamura, H
    Imai, K
    Onishi, H
    Kumagai, K
    Yamada, T
    Iwaki, K
    Matsubara, Y
    1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 24 - 25
  • [47] Investigation of Radiation Effects on FD-SOI Hall Sensors by TCAD Simulations
    Fan, Linjie
    Bi, Jinshun
    Xi, Kai
    Yan, Gangping
    SENSORS, 2020, 20 (14) : 1 - 12
  • [48] Investigation of built-in bipolar junction transistor in FD-SOI BIMOS
    Bedecarrats, Thomas
    Galy, Philippe
    Fenouillet-Beranger, Claire
    Cristoloveanu, Sorin
    SOLID-STATE ELECTRONICS, 2019, 159 : 177 - 183
  • [49] Induction of Buried Oxide Layer in Substrate FD-SOI MOSFET for Improving the Digital and Analog Performance
    Vimal Kumar Mishra
    Bajrang Bansal
    Ashish Gupta
    Anand Agrawal
    Silicon, 2020, 12 : 2241 - 2249
  • [50] Impact of Doping Density on Junctionless Gate Stack FD-SOI MOSFET for Analog/RF Application
    Singh, Jyotsana
    Yadava, Narendra
    Chauhan, R. K.
    2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,