Implementing WiMAX Signal Detection Using Reconfigurable Processor

被引：0

作者：

Anas, Nuzli Mohamad ^{[1
]}

Yusof, Mohamad Yusri Mohamad ^{[2
]}

机构：

[1] MIMOS Berhad, Wireless Software Dev Lab, Kuala Lumpur, Malaysia

[2] MIMOS Berhad, Special Applicat Realizat Grp, Kuala Lumpur, Malaysia

来源：

2013 FIFTH INTERNATIONAL CONFERENCE ON UBIQUITOUS AND FUTURE NETWORKS (ICUFN) | 2013年

关键词：

Initial synchronization; delay correlation; single input multiple data; memory alignment; XTENSA;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An optimized and efficient WiMAX signal detection is proposed using reconfigurable processor, namely the Tensilica Xtensa Processor Core. In this paper, we considered a digital signal processing (DSP) implementation of initial synchronization scheme for time division duplex mode in IEEE 802.16e OFDMA downlink transmission. Taking advantage of distinctive features of WiMAX preamble structure, a custom instructions based on single instruction multiple data (SIMD) technique is deployed to accelerate the extensive calculation process involved. Consequently, numerical data profiling incorporating a number of processor architecture variants is compared in terms of numbers of clock cycles require and code size usage. As a result, this implementation reduces the cycle count by 43% and code size requirement by 46%.

引用

页码：435 / 439

页数：5

共 50 条

[21] Application Specific Reconfigurable Processor for Eyeblink Detection from Dual-Channel EOG Signal
Das, Diba
Chowdhury, Mehdi Hasan
Chowdhury, Aditta
Hasan, Kamrul
Hossain, Quazi Delwar
Cheung, Ray C. C.
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2023, 13 (04)
[22] Integrated optoelectronic reconfigurable digital signal processor using smart-detector technology
Grimm, G
Kasche, B
Fey, D
Erhard, W
OPTOELECTRONIC INTEGRATED CIRCUITS IV, 2000, 3950 : 22 - 27
[23] On-line fault detection and diagnosis obtained by implementing neural algorithms on a digital signal processor
Bernieri, A
Betta, G
Liguori, C
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1996, 45 (05) : 894 - 899
[24] On-line fault detection and diagnosis obtained by implementing neural algorithms on a digital signal processor
Univ of Cassino, Cassino, Italy
IEEE Trans Instrum Meas, 5 (894-899):
[25] Architecture of a reconfigurable processor for implementing search algorithms over discrete matrices
Sklyarov, V
Skliarova, I
ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 127 - 133
[26] Implementing a Protected Zone in a Reconfigurable Processor for Isolated Execution of Cryptographic Algorithms
Durahim, A. Onur
Savas, Erkay
Yumbul, Kazim
2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 207 - +
[27] Signal detection and noise suppression using a wavelet transform signal processor: Application to ultrasonic flaw detection
Abbate, A
Koay, J
Frankel, J
Schroeder, SC
Das, P
IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 1997, 44 (01) : 14 - 26
[28] Implementing Intrusion Detection System for Multicore Processor
Rajeswari, G.
Nithya, B.
2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 627 - 629
[29] Signal detection and noise suppression using a wavelet transform signal processor: application to ultrasonic flaw detection
Benet Lab, Watervliet, United States
IEEE Trans Ultrason Ferroelectr Freq Control, 1 (14-25):
[30] High-resolution reconfigurable RF signal spectral processor
Yin, Zikai
Yin, Feifei
Chen, Guchang
Xu, Haoyan
Wang, Zheng
Dai, Yitang
Xu, Kun
OPTICS EXPRESS, 2023, 31 (18) : 29145 - 29155

← 1 2 3 4 5 →