Implementing WiMAX Signal Detection Using Reconfigurable Processor

被引:0
|
作者
Anas, Nuzli Mohamad [1 ]
Yusof, Mohamad Yusri Mohamad [2 ]
机构
[1] MIMOS Berhad, Wireless Software Dev Lab, Kuala Lumpur, Malaysia
[2] MIMOS Berhad, Special Applicat Realizat Grp, Kuala Lumpur, Malaysia
来源
2013 FIFTH INTERNATIONAL CONFERENCE ON UBIQUITOUS AND FUTURE NETWORKS (ICUFN) | 2013年
关键词
Initial synchronization; delay correlation; single input multiple data; memory alignment; XTENSA;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An optimized and efficient WiMAX signal detection is proposed using reconfigurable processor, namely the Tensilica Xtensa Processor Core. In this paper, we considered a digital signal processing (DSP) implementation of initial synchronization scheme for time division duplex mode in IEEE 802.16e OFDMA downlink transmission. Taking advantage of distinctive features of WiMAX preamble structure, a custom instructions based on single instruction multiple data (SIMD) technique is deployed to accelerate the extensive calculation process involved. Consequently, numerical data profiling incorporating a number of processor architecture variants is compared in terms of numbers of clock cycles require and code size usage. As a result, this implementation reduces the cycle count by 43% and code size requirement by 46%.
引用
收藏
页码:435 / 439
页数:5
相关论文
共 50 条
  • [1] Antenna based signal processor using reconfigurable receiver
    Zhou, Liming
    Daryoush, Afshin S.
    2007 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-6, 2007, : 199 - 202
  • [2] A reconfigurable digital signal processor
    Tan, BK
    Ogawa, T
    Yoshimura, R
    Taniguchi, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09): : 1424 - 1430
  • [3] WIMAX SIGNAL DETECTION
    Lei, Zhongding
    Chin, Francois
    2008 IEEE MILITARY COMMUNICATIONS CONFERENCE: MILCOM 2008, VOLS 1-7, 2008, : 3872 - 3878
  • [4] Microphotonic reconfigurable RF signal processor
    Alameh, KE
    Zheng, R
    Ahderom, S
    Raisi, M
    Eshraghian, K
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2004, 42 (01) : 54 - 58
  • [5] MicroPhotonic reconfigurable RF signal processor
    Alameh, KE
    Ahderom, S
    Raisi, M
    Zheng, R
    Eshraghian, K
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 63 - 67
  • [6] Implementing and evaluating stream applications on the dynamically reconfigurable processor
    Suzuki, N
    Kurotaki, S
    Suzuki, M
    Kaneko, N
    Anjo, K
    Motomura, M
    Wakabayashi, K
    Toi, T
    Awashima, T
    12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 328 - 329
  • [7] Reconfigurable Edge Detection Processor Using Xilinx Platform Studio
    Muralikrishna, B.
    Madhumati, G. L.
    Khan, Habibulla
    Deepika, K. Gnana
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [8] An interesting reconfigurable optical signal processor architecture
    Guha, D
    ACTIVE AND PASSIVE OPTICAL COMPONENTS FOR WDM COMMUNICATIONS III, 2003, 5246 : 656 - 659
  • [9] Implementation of an Image Signal Processor for Reconfigurable Processors
    Choi, Seung-Hyun
    Cho, Junguk
    Tai, Yong-Min
    Lee, Seong-Won
    2014 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2014, : 143 - 144
  • [10] A fully reconfigurable photonic integrated signal processor
    Liu W.
    Li M.
    Guzzon R.S.
    Norberg E.J.
    Parker J.S.
    Lu M.
    Coldren L.A.
    Yao J.
    Nature Photonics, 2016, 10 (3) : 190 - 195