Effects of mode conversion on parasitic coupling in high-speed VLSI circuits

被引:1
|
作者
Quéré, Y [1 ]
Le Gouguec, T [1 ]
Martin, PM [1 ]
Le Berre, D [1 ]
Huret, F [1 ]
机构
[1] CNRS, Lab Electron & Syst Telecommun, UMR 6165, F-29285 Brest, France
关键词
D O I
10.1109/SPI.2004.1409050
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The mode conversion means that a modification of the Electromagnetic Field configuration occurs, generally, after discontinuities. In deep submicron digital ULSI circuits, the mode conversion analysis is indispensable to identify the signal return path, the return current distribution and, therefore, for an accurate inductance modelling which remains a challenging problem [1]. On the other hand, switching activity of high speed CMOS circuit may produce large current derivatives in wires (crosstalk) and substrate. These current transients can generate large potential surges and coupled noise. In this mind, a reduction of the mode conversion phenomenon decreases noise in high speed ULSI circuits [2] [3]. We have investigated the mode conversion., in the frequency domain, for multiple-line inter-layer transitions in CMOS devices. The signal integrity analysis in time domain proved the detrimental effects of mode conversion. Finally, we confirmed that our design rule reduces the mode conversion phenomenon in the case of transition with multiple coupled lines.
引用
收藏
页码:193 / 196
页数:4
相关论文
共 50 条
  • [41] VLSI architectures for high-speed MAP decoders
    Worm, A
    Lamm, H
    Wehn, N
    VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 446 - 453
  • [42] A HIGH-SPEED SHUFFLE BUS FOR VLSI ARRAYS
    LIN, WT
    HWANG, JP
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 98 - 104
  • [43] A VLSI interval router for high-speed networks
    Christian, BS
    Zhang, CN
    Mason, R
    1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 154 - 157
  • [44] High-speed VLSI architectures for the AES algorithm
    Zhang, XM
    Parhi, KK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (09) : 957 - 967
  • [45] HIGH-SPEED A/D CONVERSION
    DINGWALL, A
    DEGRAAF, K
    VANKESSEL, T
    MATSUSHITA, T
    VANDEPLASSCHE, RJ
    SCHAFFER, GL
    TAYLOR, SS
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 130 - 131
  • [46] INTERCONNECTION OF HIGH-SPEED LOGIC CIRCUITS
    JANISZ, T
    MARTIN, RC
    IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (09) : 831 - &
  • [47] WIRING FOR HIGH-SPEED CIRCUITS.
    DeClue, Joseph L.
    Electronic Design, 1976, 24 (11) : 84 - 86
  • [48] High-Speed Parallel CRC Circuits
    Kennedy, Christopher
    Reyhani-Masoleh, Arash
    2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 1823 - 1829
  • [49] HIGH-SPEED DIMOS DIGITAL CIRCUITS
    HORNINGER, K
    POMPER, M
    KELLER, H
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1980, 9 (06): : 334 - 338
  • [50] High-speed integrated nanowire circuits
    Robin S. Friedman
    Michael C. McAlpine
    David S. Ricketts
    Donhee Ham
    Charles M. Lieber
    Nature, 2005, 434 : 1085 - 1085