Research on Spacecraft Rapid Test Technology Based on Built-in Self-test

被引:0
|
作者
Yang Tongzhi [1 ]
Yu Lingfeng [1 ]
Xu Miner [1 ]
Zeng Qi [1 ]
Liu Tingyu [1 ]
机构
[1] Shanghai Inst Satellite Engn, Shanghai 201109, Peoples R China
关键词
Testability; Built-in self-testest; Test point; Behavior; model Structure model;
D O I
10.1109/icemi46757.2019.9101568
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Traditional spacecraft design focuses on wtion implementation and lacks the consideration of testability. Spacecraft integrated test relies on telemetry and command. The test cycle is long; the test efficiency is low and the cost is high. The traditional test mode can't adapt well to the needs of spacecraft batch manufacture. Through Model-based BIT technology, civil automobiles and airplanes have established on -board diagnosis system and on -board maintenance system, which greatly improves the ability of rapid maintenance and functional reconfiguration. Referring to the civil rapid electrical inspection technology, the spacecraft self test models are designed from two aspects of behavior model and structure model, so as to enhance the capability of spacecraft rapid inspection.
引用
收藏
页码:1593 / 1598
页数:6
相关论文
共 50 条
  • [21] BUILT-IN SELF-TEST IS HERE TO STAY
    AGARWAL, VK
    EE-EVALUATION ENGINEERING, 1994, 33 (12): : 8 - 8
  • [22] TEST SCHEDULING AND CONTROL FOR VLSI BUILT-IN SELF-TEST
    CRAIG, GL
    KIME, CR
    SALUJA, KK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1099 - 1109
  • [23] The Study on Built-in Self-test Method Based on FPGA
    Zhang, Ying
    Wang, Jiasi
    Sun, Ting
    Xiang, Liang
    INTERNATIONAL CONFERENCE ON ELECTRONIC INFORMATION TECHNOLOGY AND INTELLECTUALIZATION (ICEITI 2016), 2016, : 416 - 420
  • [24] CA Based Built-In Self-Test Structure For SoC
    Das, Sukanta
    Sikdar, Biplab K.
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 3 - +
  • [25] Storage and Counter Based Logic Built-In Self-Test
    Pomeranz, Irith
    IEEE ACCESS, 2023, 11 : 139335 - 139344
  • [26] Modified Geffe test pattern generator for built-in self-test
    Qi, Dandan
    Muzio, Jon C.
    2007 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2007, : 206 - 209
  • [27] Stimulus generation of a built-in self-test using oscillation based test structures
    Novak, F
    Zarnik, MS
    Kac, U
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2002, 89 (11) : 811 - 820
  • [28] Analysis of Test Sequence Generators for Built-In Self-Test Implementation
    Jamal, K.
    Srihari, P.
    ICACCS 2015 PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS, 2015,
  • [29] A low power test pattern generation for built-in self-test based circuits
    Ye, Bo
    Li, Tianwang
    Zhao, Qian
    Zhou, Duo
    Wang, Xiaohua
    Luo, Min
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2011, 98 (03) : 301 - 309
  • [30] REALISTIC BUILT-IN SELF-TEST FOR STATIC RAMS
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 26 - 34