Highly manufacturable sub-100nm DRAM integrated with full functionality

被引：4

作者：

Choi, S ^{[1
]}

Nam, BY ^{[1
]}

Ku, JH ^{[1
]}

Kim, DC ^{[1
]}

Lee, SH ^{[1
]}

Lee, JJ ^{[1
]}

Lee, JW ^{[1
]}

Ryu, JD ^{[1
]}

Heo, SJ ^{[1
]}

Cho, JK ^{[1
]}

Yoon, SP ^{[1
]}

Choi, CJ ^{[1
]}

Lee, YJ ^{[1
]}

Chung, JH ^{[1
]}

Kim, BH ^{[1
]}

Lee, MB ^{[1
]}

Choi, GH ^{[1
]}

Kim, YS ^{[1
]}

Fujihara, K ^{[1
]}

Chung, UI ^{[1
]}

Moon, JT ^{[1
]}

机构：

[1] Adv Proc Dev Project, Syst LSI Business, Yongin Si 449900, Kyunggi Do, South Korea

来源：

2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2002年

关键词：

D O I：

10.1109/VLSIT.2002.1015385

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Sub-100nm DRAM is successfully fabricated for the first time with several key technologies, including W/WxN-poly gate, bitline structure having low parastic capacitance, Ru/Ta2O5/poly-Si capacitor and advanced CVD-Al contact processes. Fully functional working device is obtained with promising cell performance. Each technology also shows its; extendibility as a manufacturable module process for further scaled DRAM.

引用

页码：54 / 55

页数：2

共 50 条

[21] Sub-100nm interconnects using multistep plating
Yang, MX
Mao, DX
Yu, CM
Dukovic, J
Xi, M
SOLID STATE TECHNOLOGY, 2003, 46 (10) : 37 - +
[22] Advances in CPL, collimated plasma source & full field exposure for sub-100nm lithography
Boerger, B
Mcleod, S
Forber, R
Turcu, E
Gaeta, C
Bailey, DK
Ben-Jacob, J
EMERGING LITHOGRAPHIC TECHNOLOGIES VII, PTS 1 AND 2, 2003, 5037 : 1112 - 1122
[23] Improvement of pattern collapse in sub-100nm nodes
Jung, MH
Lee, SH
Kim, HW
Woo, SG
Cho, HK
Han, WS
ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 1298 - 1303
[24] Bitline leakage equalization for sub-100nm caches
Alvandpour, A
Somasekhar, D
Krishnamurthy, R
De, V
Borkar, S
Svensson, C
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 401 - 404
[25] Sub-100nm features with conformable contact photolithography
不详
SOLID STATE TECHNOLOGY, 2000, 43 (04) : 26 - +
[26] Qualification of an integrated scatterometer for CD measurements of sub-100nm resist structures in a high-volume 300mm DRAM production environment
Marschner, T
Fleischer, G
Fuchs, S
Friedrich, M
Kramer, U
Voigt, M
Hetzer, D
Metrology, Inspection, and Process Control for Microlithography XIX, Pts 1-3, 2005, 5752 : 603 - 612
[27] Shape goes critical for sub-100nm process control
Foucher, J
Sundaram, G
Gorelikov, D
MICROLITHOGRAPHY WORLD, 2005, 14 (04): : 8 - 10
[28] Thorough thermal stress characterization of Cu film for highly reliable sub-100nm interconnect
Fukuura, T
Komai, N
Inoue, K
Hayashi, T
Kanamura, R
Advanced Metallization Conference 2005 (AMC 2005), 2006, : 661 - 665
[29] Sub-100nm integrated ferroelectric tunnel junction devices using hydrogen silsesquioxane planarization
Abuwasib, Mohammad
Lee, Jung-Woo
Lee, Hyungwoo
Eom, Chang-Beom
Gruverman, Alexei
Singisetti, Uttam
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2017, 35 (02):
[30] Development of silicon containing resists for sub-100nm lithography
Hatakeyama, J
Takeda, T
Nakashima, M
Kinsho, T
Kawai, Y
Ishihara, T
JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2004, 17 (04) : 519 - 525

← 1 2 3 4 5 →