Multicast FullHD H.264 Intra Video Encoder Architecture

被引:2
|
作者
Khan, Muhammad Usman Karim [1 ]
Shafique, Muhammad [1 ]
Bauer, Lars [1 ]
Henkel, Joerg [1 ]
机构
[1] Karlsruhe Inst Technol, Chair Embedded Syst, D-76131 Karlsruhe, Germany
关键词
Field programmable gate array (FPGA) implementation; FullHD video encoder; H.264; encoder; hardware sharing; multicast;
D O I
10.1109/TCAD.2015.2446933
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High throughput demands have resulted in enormous increase in complexity of multicast video applications, which require multiple video encoders to simultaneously compress individual views. In this paper, we present an approach to encode independent videos using H.264 intra encoder on a single hardware platform, where the hardware resources are shared by independent encoders in a time-multiplexed manner. In addition to lowering the latency introduced by multicasting, we address the strong sequential data dependencies within the encoder. At 25 frames/s, 150 MHz prototype of the proposed encoder and multiple video capture/display on a mid-range field programmable gate array is also presented.
引用
收藏
页码:2049 / 2053
页数:5
相关论文
共 50 条
  • [41] Design of H.264 Video Encoder with C to RTL Design Tool
    Kim, Sangchul
    Kim, Hyunjin
    Chung, Taeil
    Kim, Jin-Gyeong
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 171 - 174
  • [42] A Dynamic Quality-Scalable H.264 Video Encoder Chip
    Chang, Hsiu-Cheng
    Yang, Yao-Chang
    Chen, Jia-Wei
    Su, Ching-Lung
    Chien, Cheng-An
    Guo, Jiun-In
    Wang, Jinn-Shyan
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 125 - +
  • [43] Fast Motion Estimation for Real Time H.264 Video Encoder
    Kun, Ouyang
    Qing, Ouyang
    Zhou Zhengda
    Li Zhitang
    2008 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND INFORMATION TECHNOLOGY, PROCEEDINGS, 2008, : 310 - 313
  • [44] A parallel H.264/SVC encoder for high definition video conferencing
    Sanz-Rodriguez, Sergio
    Alvarez-Mesa, Mauricio
    Mayer, Tobias
    Schierl, Thomas
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2015, 30 : 89 - 106
  • [45] A real-time H.264/AVC VLSI encoder architecture
    K. Babionitakis
    G. Doumenis
    G. Georgakarakos
    G. Lentaris
    K. Nakos
    D. Reisis
    I. Sifnaios
    N. Vlassopoulos
    Journal of Real-Time Image Processing, 2008, 3 : 43 - 59
  • [46] A Low-Area and High-Throughput Intra Prediction Architecture for a Multi-Standard HEVC and H.264/AVC Video Encoder
    Correa, Marcel
    Porto, Marcelo
    Zatt, Bruno
    Agostini, Luciano
    2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2015,
  • [47] A real-time H.264/AVC VLSI encoder architecture
    Babionitakis, K.
    Doumenis, G.
    Georgakarakos, G.
    Lentaris, G.
    Nakos, K.
    Reisis, D.
    Sifnaios, I.
    Vlassopoulos, N.
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2008, 3 (1-2) : 43 - 59
  • [48] High performance architecture design of CAVLC encoder in H.264/AVC
    Hu Hongqi
    Sun Jingnan
    Xu Jiadong
    CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2008, : 613 - +
  • [49] AN H.264/AVC FULL-MODE INTRA-FRAME ENCODER FOR 1080HD VIDEO
    Kuo, Huang-Chih
    Lin, Youn-Long
    2008 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-4, 2008, : 1037 - 1040
  • [50] A 1991 MPIXELS/S INTRA PREDICTION ARCHITECTURE FOR SUPER HI-VISION H.264/AVC ENCODER
    He, Gang
    Zhou, Dajiang
    Zhou, Jinjia
    Goto, Satoshi
    2012 PROCEEDINGS OF THE 20TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO), 2012, : 1054 - 1058