Towards Efficient Implementation of Realizability Checking for Reactive System Specifications

被引:0
|
作者
Shimakawa, Masaya [1 ]
Ueno, Atsushi [1 ]
Mochizuki, Shohei [1 ]
Tomita, Takashi [2 ]
Hagihara, Shigeki [3 ]
Yonezaki, Naoki [4 ]
机构
[1] Tokyo Inst Technol, Tokyo, Japan
[2] Japan Adv Inst Sci & Technol, Nomi, Ishikawa, Japan
[3] Tohoku Univ Community Serv & Sci, Yamagata, Japan
[4] Tokyo Denki Univ, Tokyo, Japan
关键词
Realizability; Reactive systems; Formal specifications;
D O I
10.1145/3316615.3316634
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Realizability checking is used to detect flaws in reactive system specifications that are difficult for humans to find. However, these checks are computationally costly. To address this problem, researchers have studied efficient methods for implementing such checking procedures. In this paper, we propose a new implementation method of realizability checking. While symbolic approaches have been adopted in many previous methods, we take a partially symbolic approach, in which binary decision diagrams (BDDs) are used partially. We developed a prototype realizability checker based on our method, and experimentally compared it to tools based on other implementation methods. Our prototype was efficient in comparison to the other tools.
引用
收藏
页码:347 / 352
页数:6
相关论文
共 50 条
  • [31] System requirements and formal specifications of hierarchical reactive systems
    Togashi, A
    Lu, XS
    Kanezashi, F
    SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, 2000, : 91 - 98
  • [32] The best of both worlds: The efficient asynchronous implementation of synchronous specifications
    Davare, A
    Lwin, K
    Kondratyev, A
    Sangiovanni-Vincentelli, A
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 588 - 591
  • [33] Complexity of Strong Satisfiability Problems for Reactive System Specifications
    Shimakawa, Masaya
    Hagihara, Shigeki
    Yonezaki, Naoki
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (10): : 2187 - 2193
  • [34] Finding the causes of unrealizability of reactive system formal specifications
    Yoshiura, N
    PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND FORMAL METHODS, 2004, : 34 - 43
  • [35] Type checking for software system specifications in real-time process algebra
    Liu, CW
    Tan, XM
    DCABES 2004, PROCEEDINGS, VOLS, 1 AND 2, 2004, : 1077 - 1083
  • [36] Towards efficient partition refinement for checking reachability in timed automata
    Pólrola, A
    Penczek, W
    Szreter, M
    FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS, 2003, 2791 : 2 - 17
  • [37] Towards efficient satisfiability checking for boolean algebra with presburger arithmetic
    Kuncak, Viktor
    Rinard, Martin
    AUTOMATED DEDUCTION - CADE-21, PROCEEDINGS, 2007, 4603 : 215 - +
  • [38] Towards an efficient tableau method for Boolean circuit satisfiability checking
    Junttila, TA
    Niemelä, I
    COMPUTATIONAL LOGIC - CL 2000, 2000, 1861 : 553 - 567
  • [39] Towards efficient implementation of MLPANN classifier on the FPGA-based embedded system
    Saric, Rijad
    Beganovic, Nejra
    Jokic, Dejan
    Custovic, Edhem
    IFAC PAPERSONLINE, 2022, 55 (04): : 207 - 212
  • [40] The Efficient Multiprocessor Implementation of Synchronous Reactive Components
    Baruah, Sanjoy
    2020 IEEE 23RD INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC 2020), 2020, : 29 - 35