Common-Mode Voltage Regulation of Three-Phase SVPWM-Based three-Level NPC Inverter

被引：0

作者：

Umashankar, Subramaniam ^{[1
]}

Shankar, Vishnu Kalaiselvan Arun ^{[1
]}

Sanjeevikumar, Padmanaban ^{[2
]}

Harini, K. ^{[1
]}

机构：

[1] Vellore Inst Technol VIT Univ, Dept Energy & Power Elect, Vellore, Tamil Nadu, India

[2] Univ Johannesburg, Dept Elect & Elect Engn, Johannesburg, South Africa

来源：

ADVANCES IN POWER SYSTEMS AND ENERGY MANAGEMENT | 2018年 / 436卷

关键词：

Three-level neutral point clamped (NPC) inverters; Space vector modulation (SVM); Neutral point voltage balancing; MULTILEVEL INVERTERS; DESIGN; MODULATION; CONTROLLER;

D O I：

10.1007/978-981-10-4394-9_37

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the implementation of the modulation strategy to balance the neutral point potential (NPP) in three-level NPC inverters. This method employs the space vector pulse width modulation technique which gives the strong regulating ability of common-mode voltage of DC link capacitors. Apart from balancing the dc bus voltage this paper also examines the switching losses and junction temperature associated with the three-level inverters. The comparison of three-level inverter with two-level inverter, on the basis of switching losses, has also been explored. The performance of the modulation strategy to balance NPP has been validated and verified using MATLAB/Simulink.

引用

页数：10

共 50 条

[21] Application and realization of SVPWM in NPC three-level inverter
Jia, Hua
Zhu, Gao-Jian
Zhongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Central South University (Science and Technology), 2011, 42 (SUPPL. 1): : 958 - 963
[22] H14 Three-Level Inverter for Common-Mode Voltage Suppression
Li, Jie
Hu, Zhi-qiang
Wang, Yan-bo
Chen, Zhe
IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2021, 16 (02) : 315 - 323
[23] A Carrier-Based Discontinuous PWM Strategy of NPC Three-Level Inverter for Common-Mode Voltage and Switching Loss Reduction
Zhang, Guozheng
Su, Yingjie
Zhou, Zhanqing
Geng, Qiang
ELECTRONICS, 2021, 10 (23)
[24] Common-Mode Voltage Elimination for Medium-Voltage Three-Level NPC Inverters Based on an Auxiliary Circuit
Le, Quoc Anh
Lee, Sangmin
Lee, Dong-Choon
JOURNAL OF POWER ELECTRONICS, 2016, 16 (06) : 2076 - 2084
[25] Three-Phase Impedance-Source Inverter With Common-Mode Voltage Reduction
Truong-Duy Duong
Minh-Khai Nguyen
Tan-Tai Tran
Dai-Van Vo
Lim, Young-Cheol
Choi, Joon-Ho
IEEE ACCESS, 2021, 9 : 164510 - 164519
[26] A Novel Three-Phase Inverter for Common-Mode Voltage reduction in Electric Drives
Concari, Luca
Barater, Davide
Concari, Carlo
Buticchi, Giampaolo
2015 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2015, : 2980 - 2987
[27] A novel PWM scheme to eliminate common-mode voltage in three-level voltage source inverter
Ratnayake, KRMN
Murai, Y
PESC 98 RECORD - 29TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1 AND 2, 1998, : 269 - 274
[28] Common-Mode Voltage Suppression Strategy for Three-Level Pulse Width Modulation Inverter
Wang L.
Du J.
Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 2023, 57 (03): : 160 - 172
[29] Three-level inverter configuration with common-mode voltage elimination for induction motor drive
Kanchan, RS
Tekwani, PN
Baiju, MR
Gopakumar, K
Pittet, A
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2005, 152 (02): : 261 - 270
[30] Common-mode voltage suppression for neutral-point-clamped three-level inverter
Wu, Keli
Xia, Changliang
Zhang, Yun
Gu, Xin
Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2015, 30 (24): : 110 - 117

← 1 2 3 4 5 →