A 1.4Gbit/s CMOS driver for 50 Omega ECL systems

被引:0
|
作者
Navarro, J
Silveira, R
Romao, FL
VanNoije, WAM
机构
来源
SEVENTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS | 1997年
关键词
D O I
10.1109/GLSV.1997.580404
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an output buffer which converts CMOS into ECL levels, and a brief analysis of its speed performance. The structure is designed in a 0.8 mu m CMOS process (effective length is 0.7 mu m). The circuit operation is based on current source switching. In the speed analysis we show that the speed is severely limited by the output load, and that the process, for common applications, is a secondary factor. Experimental results for the buffer operating at 1.4 Gbit/s rate are shown. The circuit is part of a 1.2 Gbit/s SDH/SONET system*.
引用
收藏
页码:14 / 18
页数:5
相关论文
共 40 条
  • [21] A 50 Gb/s PAM-4 VCSEL diode driver in 90 nm CMOS technology
    Jou, Jau-Ji
    Shih, Tien-Tsorng
    Wu, Tsung-Yen
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2021, 63 (06) : 1682 - 1687
  • [22] A 50 Gb/s PAM-4 EAM driver in 28-nm CMOS technology
    Zhang, Qiuyue
    Zheng, Xuqiang
    Lv, Fangxu
    Liu, Zhaoyang
    Xu, Hua
    Li, Weijie
    Jin, Zhi
    Lai, Mingche
    Liu, Xinyu
    MICROELECTRONICS JOURNAL, 2023, 140
  • [23] 3.125 Gbit/s CMOS transceiver for duobinary modulation over 50-m SI-POF channels
    Aguirre, J.
    Sanchez-Azqueta, C.
    Guerrero, E.
    Gimeno, C.
    Celma, S.
    ELECTRONICS LETTERS, 2017, 53 (04) : 258 - 260
  • [24] 25 Gbit/s Adaptive 3-Tap FFE VCSEL Driver in 28-nm CMOS for Data Center Communications
    Belfiore, Guido
    Szilagyi, Laszlo
    Henker, Ronny
    Ellinger, Frank
    2017 19TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS (ICTON), 2017,
  • [25] 1.4 GHz natural air-cooling GaAs standard cell LSIs for 10 Gbit/s optical communication systems
    Ogawa, Y
    Ikemura, K
    Seki, S
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (04) : 489 - 495
  • [26] 30 Gbit/s 1.7 pJ/bit Common-Cathode Tunable 850-nm-VCSEL Driver in 28 nm Digital CMOS
    Szilagyi, Laszlo
    Belfiore, Guido
    Henker, Ronny
    Ellinger, Frank
    6TH IEEE PHOTONICS SOCIETY OPTICAL INTERCONNECTS CONFERENCE (OIPTICAL INTERCONNECTS 2017), 2017, : 51 - 52
  • [27] 50 GBit/s Photodetectors Based on Wafer-Scale Graphene for Integrated Silicon Photonic Communication Systems
    Schall, Daniel
    Neumaier, Daniel
    Mohsin, Muhammad
    Chmielak, Bartos
    Bolten, Jens
    Porschatis, Caroline
    Prinzen, Andreas
    Matheisen, Christopher
    Kuebart, Wolfgang
    Junginger, Bernhard
    Templ, Wolfgang
    Giesecke, Anna Lena
    Kurz, Heinrich
    ACS PHOTONICS, 2014, 1 (09): : 781 - 784
  • [28] A CMOS Low-Noise Amplifier with VPW Matching Elements for 60-GHz-band Gbit/s Wireless Systems
    Haroun, Ibrahim
    Hsu, Yuan-Chia
    Wight, Jim
    Plett, Calvin
    APMC: 2009 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2009, : 473 - +
  • [29] Fully integrated 0.25 μm CMOS 4x8 VCSEL driver array IC with 2.5 gbit/s/channel bit rate and low cross talk
    Annen, R
    Melchior, H
    King, R
    Ebeling, KJ
    LEOS 2001: 14TH ANNUAL MEETING OF THE IEEE LASERS & ELECTRO-OPTICS SOCIETY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 449 - 450
  • [30] 40-Gbit/s electro-absorption modulator with a record modulation efficiency (50 GHz/V) enhanced by a novel technique of hybrid integration on the driver IC
    Arimoto, H
    Watanabe, K
    Kikuchi, N
    Takano, H
    Shirai, M
    Hashimoto, M
    Kudo, H
    Kitatani, T
    Ohta, H
    Mita, R
    Takeyari, R
    2003 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2003, : 646 - 647