Novel logic circuits controlled by Vdd

被引：0
|
作者：
Sekanina, Lukas [1 ]
Starecek, Lukas [1 ]
Kotasek, Zdenek [1 ]
机构：
[1] Brno Univ Technol, Bozetechova 2, Brno, Czech Republic
来源：
PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Polymorphic gates exhibit one or more additional functions in addition to the "main" function of the gate. The additional functions can be activated under certain conditions by changing control parameters (such as temperature, Vdd, light etc.) of the circuit. This paper shows a non-trivial polymorphic combinational circuit (5 bit majority/Boolean symmetry) which was designed at the gate level and then simulated using polymorphic NAND/NOR gates controlled by Vdd and some conventional gates at the transistor level. PSpice simulations have shown correct behavior of this circuit.
引用
收藏
页码：85 / +
页数：2
相关论文
共 50 条
  • [1] A Novel Logic Detection Algorithm for Logic Circuits
    He, Zhenxue
    Liu, Jia
    Zhang, Fan
    Wang, Tao
    Huo, Zhisheng
    IEEE ACCESS, 2019, 7 : 127895 - 127903
  • [2] VDD scaling for FinFET logic and memory circuits:: the impact of process variations and SRAM stability
    Lin, C. -H.
    Das, K. K.
    Chang, L.
    Williams, R. Q.
    Haensch, W. E.
    Hu, C.
    2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 38 - +
  • [3] Optical logic circuits using double controlled logic gate
    Chattopadhyay, Tanay
    IET OPTOELECTRONICS, 2013, 7 (05) : 99 - 109
  • [4] Enabling High-Performance Heterogeneous TFET/CMOS Logic with Novel Circuits Using TFET Unidirectionality and Low-VDD Operation
    Morris, Daniel H.
    Vaidyanathan, Kaushik
    Avci, Uygar E.
    Liu, Huichu
    Karnik, Tanay
    Young, Ian A.
    2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
  • [5] FLUIDIC CONTROLLED VALVE FOR HYDRAULIC LOGIC CIRCUITS
    不详
    ENGINEERING MATERIALS AND DESIGN, 1976, 20 (02): : 42 - 43
  • [6] VDD ramp testing for RF circuits
    de Gyvez, JP
    Gronthoud, G
    Amine, R
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 651 - 658
  • [7] Novel 4RTD logic circuits
    Yamada, H
    Waho, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04) : 699 - 704
  • [8] Power Distribution Techniques for Dual VDD Circuits
    Kulkarni, Sarvesh H.
    Sylvester, Dennis
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (02) : 217 - 229
  • [9] Multi-VDD testing for analog circuits
    de Gyvez, JP
    Gronthoud, G
    Amine, R
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (03): : 311 - 322
  • [10] Power distribution techniques for dual VDD circuits
    Kulkarni, Sarvesh H.
    Sylvester, Dennis
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 838 - 843
12345