Configurable verification of timed automata with discrete variables

被引:1
|
作者
Toth, Tamas [1 ]
Majzik, Istvan [1 ]
机构
[1] Budapest Univ Technol & Econ, Dept Measurement & Informat Syst, Budapest, Hungary
关键词
ABSTRACTION REFINEMENT;
D O I
10.1007/s00236-020-00393-4
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Algorithms and protocols with time dependent behavior are often specified formally using timed automata. For practical real-time systems, besides real-valued clock variables, these specifications typically contain discrete data variables with nontrivial data flow. In this paper, we propose a configurable lazy abstraction framework for the location reachability problem of timed automata that potentially contain discrete variables. Moreover, based on our previous work, we uniformly formalize in our framework several abstraction refinement strategies for both clock and discrete variables that can be freely combined, resulting in many distinct algorithm configurations. Besides the proposed refinement strategies, the configurability of the framework allows the integration of existing efficient lazy abstraction algorithms for clock variables based on LU-bounds. We demonstrate the applicability of the framework and the proposed refinement strategies by an empirical evaluation on a wide range of timed automata models, including ones that contain discrete variables or diagonal constraints.
引用
收藏
页码:1 / 35
页数:35
相关论文
共 50 条
  • [41] Dynamic Timed Automata for Reconfigurable System Modeling and Verification
    Tigane, Samir
    Guerrouf, Faycal
    Hamani, Nadia
    Kahloul, Laid
    Khalgui, Mohamed
    Ali, Masood Ashraf
    AXIOMS, 2023, 12 (03)
  • [42] Fault diagnosis based on timed automata: Diagnoser verification
    Knotek, Michal
    Simeu-Abazi, Zineb
    Zezulka, Frantisek
    2006 IMACS: MULTICONFERENCE ON COMPUTATIONAL ENGINEERING IN SYSTEMS APPLICATIONS, VOLS 1 AND 2, 2006, : 889 - +
  • [43] Timed verification of the generic architecture of a memory circuit using parametric timed automata
    Chevallier, Remy
    Encrenaz-Tiphene, Emmanuelle
    Fribourg, Laurent
    Xu, Weiwen
    FORMAL METHODS IN SYSTEM DESIGN, 2009, 34 (01) : 59 - 81
  • [44] The System Verification of Timed Automata Based on Simulation Graph
    Gui Yayun
    Xu Qingguo
    2012 6TH INTERNATIONAL CONFERENCE ON NEW TRENDS IN INFORMATION SCIENCE, SERVICE SCIENCE AND DATA MINING (ISSDM2012), 2012, : 404 - 409
  • [45] Reconfigurable Hierarchical Timed Automata: Modeling and Stochastic Verification
    Bettira, Roufaida
    Kahloul, Laid
    Khalgui, Mohamed
    Li, Zhiwu
    2019 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS (SMC), 2019, : 2364 - 2371
  • [46] On the timed automata-based verification of Ravenscar systems
    Ober, Iulian
    Halbwachs, Nicolas
    RELIABLE SOFTWARE TECHNOLOGIES - ADA-EUROPE 2008, 2008, 5026 : 30 - +
  • [47] VERIFICATION OF A FIELDBUS SCHEDULING PROTOCOL USING TIMED AUTOMATA
    Petalidis, Nicholaos
    COMPUTING AND INFORMATICS, 2009, 28 (05) : 655 - 672
  • [48] Deadline Verification for Web Services Using Timed Automata
    El Touati, Yamen
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2022, 12 (01) : 8013 - 8016
  • [49] Diagnosis of discrete event system by stochastic timed automata
    Zemouri, Ryad
    Faure, Jean Marc
    Proceedings of the 2006 IEEE International Conference on Control Applications, Vols 1-4, 2006, : 1185 - 1190
  • [50] Decidable approximations on generalized and parameterized discrete timed automata
    Dang, Z
    Ibarra, OH
    Kemmerer, RA
    COMPUTING AND COMBINATORICS, 2001, 2108 : 529 - 539