On-Chip Crosstalk Noise Reduction Model using interconnect optimization Techniques

被引:0
|
作者
Hunagund, P. V. [1 ]
Kalpana, A. B. [2 ]
机构
[1] Gulbarga Univ, Dept Appl Elect, Gulbarga, Karnataka, India
[2] Bangalore Inst Technol, Bangalore 560004, Karnataka, India
关键词
D O I
10.1109/SMELEC.2008.4770282
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an improved crosstalk 271 model for noise constrained interconnects optimization. The proposed model has simple closed-form expressions, which is capable of predicting the noise amplitude and the noise pulse width of an RC interconnect as well as coupling locations (near-driver and near-receiver) on victim net. This is efficient and sufficiently accurate to be effectively incorporated in state-of-the-art noise calculators(less than 6% error on average compared with HSPICE simulator). In particularly we demonstrate its effectiveness in the following application: Optimization rule generation for noise reduction using various interconnects optimization techniques.
引用
收藏
页码:87 / +
页数:2
相关论文
共 50 条
  • [41] Optimization of On-Chip Interconnect Signaling for Low Energy and High Performance
    Chen, Ge
    Nooshabadi, Saeid
    JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (01) : 30 - 38
  • [42] Digital-noise reduction with on-chip inductors
    M. -O. Dima
    K. -H. Becks
    Instruments and Experimental Techniques, 2006, 49 : 361 - 370
  • [43] Digital-noise reduction with on-chip inductors
    Dima, M. -O.
    Becks, K. -H.
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 2006, 49 (03) : 361 - 370
  • [44] Skewing-based method for reduction of functional crosstalk and power supply noise caused by on-chip buses
    Tuuna, S.
    Isoaho, J.
    Tenhunen, H.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (02): : 114 - 124
  • [45] Calibration of Interconnect Corners Using On-Chip Ring Oscillators
    Hyun, Daijoon
    Shin, Youngsoo
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 141 - 142
  • [46] Crosstalk noise analysis of coupled on-chip interconnects using a multiresolution time domain (MRTD) technique
    Gugulothu, Bhaskar
    Bhukya, Rajendra Naik
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (01) : 348 - 359
  • [47] Higher Routability and Reduced Crosstalk Noise by Asynchronous Multiplexing of On-Chip Interconnects
    Jahanian, A.
    Zamani, M. Saheb
    SCIENTIA IRANICA TRANSACTION D-COMPUTER SCIENCE & ENGINEERING AND ELECTRICAL ENGINEERING, 2010, 17 (01): : 11 - 24
  • [48] Crosstalk noise analysis of coupled on-chip interconnects using a multiresolution time domain (MRTD) technique
    Bhaskar Gugulothu
    Rajendra Naik Bhukya
    Journal of Computational Electronics, 2022, 21 : 348 - 359
  • [49] Transient Analysis of Crosstalk Noise Effects in SWCNT Bundle On-Chip Interconnects Using MRTD Technique
    Gugulothu, Bhaskar
    Bhukya, Rajendra Naik
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2021, 10 (10)
  • [50] Noise suppression and crosstalk analysis of on-chip magnetic film-type noise suppressor
    Ma, Jingyan
    Muroga, Sho
    Endo, Yasushi
    Hashi, Shuichiro
    Naoe, Masayuki
    Yokoyama, Hiroo
    Hayashi, Yoshiaki
    Ishiyama, Kazushi
    AIP ADVANCES, 2018, 8 (05)