AN ACCURATE GATE DELAY MODEL FOR HIGH SPEED DIGITAL AND ANALOG CIRCUITS

被引：0

作者：

Dobes, Josef ^{[1
]}

Panko, Vaclav ^{[1
]}

Pospisil, Ladislav ^{[1
]}

机构：

[1] Czech Tech Univ, Dept 13137, Prague 16627 6, Czech Republic

来源：

PROCEEDINGS OF THE 2008 IEEE DALLAS CIRCUITS AND SYSTEMS WORKSHOP: SYSTEM-ON-CHIP (SOC) - DESIGN, APPLICATIONS, INTEGRATION, AND SOFTWARE | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

At present, most of simulation programs can characterize gate delays of microwave transistors. However, the delay is mostly approximated by means of a first-order differential equation only. In the paper, a more accurate way is suggested which is based on an appropriate second-order Bessel function. The delay model is implemented to a slightly but efficiently modified classic MESFET model. The proposed model does not create spurious oscillations that are typical for any LC approximations, and the simulation times are comparable with those obtained without the delay model. Properties of the implementation of the second-order Bessel function are demonstrated by an analysis of a tunable distributed microwave oscillator.

引用

页码：37 / 40

页数：4

共 50 条

[31] HIGH-SPEED PARALLEL ANALOG-DIGITAL CONVERTER USING SERIAL INTEGRATED-CIRCUITS
BAKHTIAROV, GD
DZARDANOV, PA
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1977, 20 (03) : 694 - 696
[32] An accurate analog delay circuit
Smith, SO
ELECTRONIC DESIGN, 1997, 45 (27) : 148 - &
[33] Generic and Accurate Whitebox Behavioral Model for Fast Simulation of Analog Effects in Nanometer CMOS Digital Logic Circuits
Loeckx, Johan
Gielen, Georges G. E.
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2009, 51 (02) : 351 - 357
[34] DESIGNING IMPROVED HIGH SPEED GATE DRIVE CIRCUITS.
Alexander, Mark
Severns, Rudy
New Electronics, 1985, 18 (11): : 46 - 47
[35] Diagnostic of high speed analog circuits using DC conditions
Marín, G
Reyes, S
52ND ARFTG CONFERENCE DIGEST, 1998, : 55 - 58
[36] Optically assisted high-speed analog-to-digital conversion using a recirculating delay loop
Zmuda, H
Hanna, S
ENABLING PHOTONIC TECHNOLOGIES FOR AEROSPACE APPLICATIONS V, 2003, 5104 : 66 - 75
[37] Experimental confirmation of an accurate CMOS gate delay model for gate oxide and voltage scaling
Chen, K
Hu, CM
Fang, P
Gupta, A
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (06) : 275 - 277
[38] AN ACCURATE MOSFET MODEL FOR COMPUTER-AIDED SIMULATION OF ANALOG CIRCUITS
THERON, AE
DUPLESSIS, M
SOUTH AFRICAN JOURNAL OF SCIENCE, 1989, 85 (11) : 716 - 718
[39] Gate oxide, wear-out and breakdown effects on the performance of analog and digital circuits
Fernandez, Raul
Martin-Martinez, J.
Rodriguez, R.
Nafria, Montserrat
Aymerich, Xavier H.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (04) : 997 - 1004
[40] A PROBABILISTIC FAULT MODEL FOR ANALOG FAULTS IN DIGITAL CMOS CIRCUITS
FAVALLI, M
OLIVO, P
RICCO, B
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (11) : 1459 - 1462

← 1 2 3 4 5 →