Contact Resistance Parallel Model for Edge-Contacted 2D Material Back-Gate FET

被引:4
|
作者
Cai, Fei [1 ]
Deng, Guangsheng [1 ]
Li, Xiangxiang [2 ]
Lin, Fujiang [3 ]
机构
[1] Hefei Univ Technol, Acad Optoelect Technol, Special Display & Imaging Technol Innovat Ctr Anh, Hefei 230009, Peoples R China
[2] China Shipbldg Ind Corp, Res Inst 723, Yangzhou 225000, Jiangsu, Peoples R China
[3] Univ Sci & Technol China, Dept Elect Sci & Technol, Hefei 230027, Peoples R China
基金
中国国家自然科学基金;
关键词
2D material; edge-contacted; contact resistance parallel model; back-gate FET; MoS2; GRAPHENE;
D O I
10.3390/electronics9122110
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Because 2D materials have adjust band gap, high mobility ratio, bipolar, anisotropy and flexibility characters, they have become the new direction for FET's channel materials. According to the characteristics of the layers of 2D materials, the current transport characteristics can be improved by using the edge-contacted electrode. Moreover, the research on the current transfer mechanism between channel layers is the basis of the practical application of 2D transistors. In the research, the 2D material-MoS2 is used as the channel material, the back-gate transistors with different layers are prepared by dry etching and edge-contacted electrode structure. We also discuss the current transport mechanism of channel and established the channel resistance parallel transport model. The parallel model and TLM are used to analyze the contact resistance of the edge-contacted structure, and the total resistance, total contact resistance, and single-layer contact resistance of different layers are calculated. The parallel model is verified by dc test data. The number of channel layers is closely related to contact resistance, total resistance, and mobility. In addition, the of single MoS2 is about 7.27 k omega center dot um. This contact resistance parallel model can also be applied to other 2D materials edge-contacted FET.
引用
收藏
页码:1 / 10
页数:10
相关论文
共 27 条
  • [1] Unanticipated Polarity Shift in Edge-Contacted Tungsten-Based 2D Transition Metal Dichalcogenide Transistors
    Abuzaid, Hattan
    Cheng, Zhihui
    Li, Guoqing
    Cao, Linyou
    Franklin, Aaron D.
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (10) : 1563 - 1566
  • [2] Tailoring lithium intercalation pathway in 2D van der Waals heterostructure for high-speed edge-contacted floating-gate transistor and artificial synapses
    Yu, Jun
    Fu, Jiawei
    Ruan, Hongcheng
    Wang, Han
    Yu, Yimeng
    Wang, Jinpeng
    He, Yuhui
    Wu, Jinsong
    Zhuge, Fuwei
    Ma, Ying
    Zhai, Tianyou
    INFOMAT, 2024, 6 (10)
  • [3] Minimum Contact Resistance in Monoelemental 2D Material Nanodevices With Edge-Contacts
    Poljak, Mirko
    Matic, Mislav
    Zeljko, Ante
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (08) : 1240 - 1243
  • [4] Four-Terminal Electrochemistry: A Back-Gate Controls the Electrochemical Potential of a 2D Working Electrode
    Wang, Yuxin
    Frisbie, C. Daniel
    JOURNAL OF PHYSICAL CHEMISTRY C, 2024, 128 (04): : 1819 - 1826
  • [5] 2D MOSFET operation of a fully-depleted bulk MoS2 at quasi-flatband back-gate
    Najmzadeh, M.
    Duarte, J. P.
    Khandelwal, S.
    Zeng, Y.
    Hu, C.
    2015 73RD ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2015, : 135 - 136
  • [6] Monolithic 3D integration of back-end compatible 2D material FET on Si FinFET
    Guan, Shi-Xian
    Yang, Tilo H. H.
    Yang, Chih-Hao
    Hong, Chuan-Jie
    Liang, Bor-Wei
    Simbulan, Kristan Bryan
    Chen, Jyun-Hong
    Su, Chun-Jung
    Li, Kai-Shin
    Zhong, Yuan-Liang
    Li, Lain-Jong
    Lan, Yann-Wen
    NPJ 2D MATERIALS AND APPLICATIONS, 2023, 7 (01)
  • [7] Monolithic 3D integration of back-end compatible 2D material FET on Si FinFET
    Shi-Xian Guan
    Tilo H. Yang
    Chih-Hao Yang
    Chuan-Jie Hong
    Bor-Wei Liang
    Kristan Bryan Simbulan
    Jyun-Hong Chen
    Chun-Jung Su
    Kai-Shin Li
    Yuan-Liang Zhong
    Lain-Jong Li
    Yann-Wen Lan
    npj 2D Materials and Applications, 7
  • [8] Integration of 3-Level MoS2 Multibridge Channel FET With 2D Layered Contact and Gate Dielectric
    Hitesh, S.
    Dasika, Pushkar
    Watanabe, Kenji
    Taniguchi, Takashi
    Majumdar, Kausik
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (11) : 1993 - 1996
  • [9] Design Space Exploration Considering Back-Gate Biasing Effects for 2D Negative-Capacitance Field-Effect Transistors
    You, Wei-Xiang
    Su, Pin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (08) : 3476 - 3481
  • [10] A Pseudo-2-D-Analytical Model of Dual Material Gate All-Around Nanowire Tunneling FET
    Vishnoi, Rajat
    Kumar, M. Jagadesh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2264 - 2270