Dynamic routing algorithm for avoiding hot spots in on-chip networks

被引:4
|
作者
Sobhani, A. [1 ]
Daneshtalab, M. [1 ]
Neishaburi, M. H. [1 ]
Mottaghi, M. D. [1 ]
Afzali-Kusha, Ali [1 ]
Fatemi, O. [1 ]
Navabi, Z. [1 ,2 ]
机构
[1] Univ Tehran, Nanoelect Ctr Excellence, Sch Elect & Comp Engn, Tehran, Iran
[2] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA USA
关键词
network on chip; dynamic routing algorithm;
D O I
10.1109/DTIS.2006.1708696
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we proposed a routing model for distributing hot spots within on-chip networks. It takes advantage of both adaptive mininial path and non-minimal path algorithnis. To evaluate the efficiency of the itiodel, a siniulator developed using C++ is ernployed to coinpare the inethods. The siniulation results show that in realistic traffic niodels, like first transpose traffic, and in dense traffics the proposed algorithin has lower average delays conipared to the pre%iously proposed niodels.
引用
收藏
页码:179 / 183
页数:5
相关论文
共 50 条
  • [41] Self avoiding paths routing algorithm in scale-free networks
    Rachadi, Abdeljalil
    Jedra, Mohamed
    Zahid, Noureddine
    CHAOS, 2013, 23 (01)
  • [42] Efficient Algorithm for Routing in Dynamic Wireless Networks
    Kumar, Amritesh
    Das, Debasis
    7TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT 2016), 2016,
  • [43] Algorithm of dynamic routing for Ad Hoc networks
    al-faweer, Adele naief
    2006 IEEE International Symposium on Signal Processing and Information Technology, Vols 1 and 2, 2006, : 618 - 621
  • [44] A Dynamic Routing Algorithm in Multicast Communication Networks
    Jang, Hee-Seon
    Kim, Jeom-Goo
    Cho, Kee-Sung
    ICHIT 2008: INTERNATIONAL CONFERENCE ON CONVERGENCE AND HYBRID INFORMATION TECHNOLOGY, PROCEEDINGS, 2008, : 646 - 650
  • [45] Polymorphic on-chip networks
    Kim, Martha Mercaldi
    Davis, John D.
    Oskin, Mark
    Austin, Todd
    ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, : 101 - +
  • [46] Asynchronous on-chip networks
    Amde, M
    Felicijan, T
    Efthymiou, A
    Edwards, D
    Lavagno, L
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02): : 273 - 283
  • [47] A Self-Routing on-Chip Network
    Oruc, A. Yavuz
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (05) : 1229 - 1239
  • [48] On-chip interconnection networks of the trips chip
    Gratz, Paul
    Kim, Changkyu
    Sankaralingam, Karthikeyan
    Hanson, Heather
    Shivakumar, Premkishore
    Keckler, Stephen W.
    Burger, Doug
    IEEE MICRO, 2007, 27 (05) : 41 - 50
  • [49] Modular on-chip multiprocessor for routing applications
    Berrayana, S
    Faure, E
    Genius, D
    Pétrot, F
    EURO-PAR 2004 PARALLEL PROCESSING, PROCEEDINGS, 2004, 3149 : 846 - 855
  • [50] Low-power and high-performance adaptive routing in on-chip networks
    Xiang, Dong
    Pan, Qunyang
    CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2019, 1 (02) : 92 - 110