ARCHITECTURE OF A VIDEO ANALYTICS SYSTEM USING PARALLEL PROCESSING

被引：0

作者：

Gorshkov, A. V. ^{[1
]}

Kravets, O. Ja. ^{[2
]}

Aksenov, I. A. ^{[3
]}

Redkin, Yu. V. ^{[4
]}

Atlasov, I. V. ^{[5
]}

机构：

[1] Res Inst Comp Complexes, Moscow, Russia

[2] Voronezh State Tech Univ, Voronezh, Russia

[3] Vladimir State Univ, Vladimir, Russia

[4] Admiral Ushakov Maritime State Univ, Novorossiysk, Russia

[5] Moscow MV Lomonosov State Univ, Minist Internal Affairs Russian Federat, Moscow, Russia

来源：

INTERNATIONAL JOURNAL ON INFORMATION TECHNOLOGIES AND SECURITY | 2022年 / 14卷 / 04期

关键词：

motion vectors; image series; fast processing; analytical solution; machine graphics; ALGORITHMIZATION;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Modern monitoring and operational decision-making systems based on image series have become widely used for a wide variety of applications. At the stage of identification of graphic images, the affiliation of the found dynamic object to the class of objects of interest is established on the basis of a comparative analysis of its contours with a given template. The article continues the cycle of research in which the identification process is considered and the algorithm of machine graphics is given. A description of the interaction of the structural components of the video analytics system is presented.

引用

页码：3 / 12

页数：10

共 50 条

[21] Prototype Design of a Cluster-based MPSoC Architecture for Parallel video Processing
Zhang, Lei
Li, Da
2011 INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AND NEURAL COMPUTING (FSNC 2011), VOL I, 2011, : 314 - 317
[22] IMAGE PROCESSING USING A CMOS ANALOG PARALLEL ARCHITECTURE
Vornicu, Ion
Goras, Liviu
2010 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1 AND 2, 2010, : 461 - 464
[23] PARALLEL PROCESSING ARCHITECTURE FOR SUBBAND CODING USING DSPS
FAZEKAS, K
EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1992, 3 (06): : 609 - 615
[24] Parallel processing architecture for subband coding using DSPs
Fazekas, K.
European transactions on telecommunications and related technologies, 1992, 3 (06): : 609 - 615
[25] A massively parallel EZW processing architecture for real-time video coding
Alagoda, G
Rassau, A
Eshraghian, K
6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XIV, PROCEEDINGS: IMAGE, ACOUSTIC, SPEECH AND SIGNAL PROCESSING III, 2002, : 304 - 309
[26] Parallel Processing Architecture of Remotely Sensed Image Processing System Based on Cluster
Liu, Hangye
Fan, Yonghong
Deng, Xueqing
Ji, Song
PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 2970 - 2973
[27] An optimal scheduling method for parallel processing system of array architecture
Ito, K
Iwata, T
Kunieda, H
PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 447 - 454
[28] Design and implementation of HDTV encoder system with parallel processing architecture
Xiong, HK
Yu, SY
Ye, W
ICCS 2002: 8TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 722 - 726
[29] Video compression with parallel processing
Ahmad, I
He, Y
Liou, ML
PARALLEL COMPUTING, 2002, 28 (7-8) : 1039 - 1078
[30] Physical Intrusion Detection System Using Stereo Video Analytics
Aravamuthan, G.
Rajasekhar, P.
Verma, R. K.
Shrikhande, S., V
Kar, S.
Babu, Suresh
PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON COMPUTER VISION AND IMAGE PROCESSING, CVIP 2018, VOL 2, 2020, 1024 : 173 - 182

← 1 2 3 4 5 →