Architecture Design of Low-power and Low-cost CAVLC Decoder for H.264/AVC

被引:3
|
作者
Huang, Han-Jung [1 ]
Fan, Chih-Peng [2 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, 1001 Ta Hsueh Rd, Hsinchu 300, Taiwan
[2] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 402, Taiwan
关键词
D O I
10.1109/APCCAS.2008.4746275
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The context-based adaptive variable length coding (CAVLC) is a new and efficient entropy coding tool for the H.264/AVC. Although the CAVLC provides the excellent compression ratio, the computational complexity of the CAVLC decoder (CAVLD) is higher than that of the traditional variable length decoder. In this paper, we propose a low-power and low-cost architecture of the CAVLC decoder for the H.264/AVC baseline profile. The research derives the optimum power model for the variable length look-up table (LUT) of the CAVLC decoder, and then we divide the decoding phase of the LUT into two decoding layers. We also merge the common code words to reduce the hardware cost among the different LUTs in the second decoding layer. Moreover, the design is based on the 0.18-mu m TSMC CMOS technology. The experimental results show that the proposed decoder operates at the 125 MHz clock frequency with the hardware cost of 4412 gates. Furthermore, the proposed design can reduce the power consumption about 44% to 48% more than the previous low-power CAVLD schemes do.
引用
收藏
页码:1336 / +
页数:2
相关论文
共 50 条
  • [41] Power-Aware Design with Various Low-Power Algorithms for an H.264/AVC Encoder
    Kim, Hyun
    Rhee, Chae Eun
    Kim, Jin-Sung
    Kim, Sunwoong
    Lee, Hyuk-Jae
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 571 - 574
  • [42] Low Power Architecture Design and Hardware Implementations of Deblocking Filter in H.264/AVC
    Chung, Hua-Chang
    Chen, Zong-Yi
    Chang, Pao-Chi
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (02) : 713 - 719
  • [43] A low-cost Exp_Golomb hardware architecture for H.264/AVC entropy coder
    Asma, Ben Hamida
    Salah, Dhahri
    Abdelkrim, Zitouni
    2018 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2018, : 84 - 87
  • [44] A low-power bitstream controller for H.264/AVC baseline decoding
    Xu, Ke
    Choy, Chiu-Sing
    Chan, Cheong-Fat
    Pun, Kong-Pong
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 162 - +
  • [45] H.264/AVC decoder SoC towards the low cost mobile video player
    Wisayataksin, Sumek
    Li, Dongju
    Isshiki, Tsuyoshi
    Kunieda, Hiroaki
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 151 - 154
  • [46] Combined CAVLC decoder and inverse quantizer for efficient H.264/AVC decoding
    Chao, Yi-Chih
    Wei, Shih-Tse
    Yang, Jar-Ferr
    Liu, Bin-Da
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 259 - +
  • [47] Combined CAVLC Decoder, Inverse Quantizer, and Transform Kernel in Compact H.264/AVC Decoder
    Chao, Yi-Chih
    Wei, Shih-Tse
    Liu, Bin-Da
    Yang, Jar-Ferr
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2009, 19 (01) : 53 - 62
  • [48] Low Complexity Video Watermarking Algorithm by Exploiting CAVLC in H.264/AVC
    Xu, Da-wen
    Wang, Rang-ding
    Wang, Ji-cheng
    2010 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND INFORMATION SECURITY (WCNIS), VOL 1, 2010, : 411 - +
  • [49] A low-power VLSI architecture for intra prediction in H.264
    Stamoulis, G
    Koziri, M
    Katsavounidis, I
    Bellas, N
    ADVANCES IN INFORMATICS, PROCEEDINGS, 2005, 3746 : 633 - 640
  • [50] Selective Encryption of CAVLC for H.264/AVC
    Khlif, N.
    Damak, T.
    Kammoun, F.
    Masmoudi, N.
    14TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL & COMPUTER ENGINEERING STA 2013, 2013, : 314 - 317