A Differential Clapp-VCO in 0.13 μm CMOS Technology

被引:18
|
作者
Jang, Sheng-Lyang [1 ]
Song, Yi-Jhe [1 ]
Liu, Cheng-Chen [1 ]
机构
[1] Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei 10617, Taiwan
关键词
CMOS; differential Clapp-VCO; series-tuned resonator; OSCILLATOR; GHZ;
D O I
10.1109/LMWC.2009.2020040
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new differential voltage-controlled oscillator (VCO) is designed and implemented in a 0.13 mu m CMOS 1P8M process. The designed circuit topology is an all nMOS LC-tank Clapp-VCO using a series-tuned resonator. At the supply voltage of 0.9 V, the output phase noise of the VCO is -110.5 dBc/Hz at 1 MHz offset frequency from the carrier frequency of 18.78 GHz, and the figure of merit is -188.67 dBc/Hz. The core power consumption is 5.4 mW. Tuning range is about 3.43 GHz, from 18.79 to 22.22 GHz, while the control voltage was tuned from 0 to 1.3 V.
引用
收藏
页码:404 / 406
页数:3
相关论文
共 50 条
  • [21] Modeling and characterization of a 5.2 GHz VCO for UWB applications in 0.13 μm CMOS process
    Al-Azab, Mohamed
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 65 (02) : 335 - 339
  • [22] AN ULTRA-LOW-VOLTAGE HIGH-PERFORMANCE VCO IN 0.13μm CMOS
    Zhou, H. F.
    Han, Y.
    Dong, S. R.
    Wang, C. H.
    JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS, 2008, 22 (17-18) : 2417 - 2426
  • [23] Modeling and characterization of a 5.2 GHz VCO for UWB applications in 0.13 μm CMOS process
    Mohamed Al-Azab
    Analog Integrated Circuits and Signal Processing, 2010, 65 : 335 - 339
  • [24] 5-GHz Low-Phase Noise Quadrature VCO in 0.13-μm RF CMOS Process Technology
    Zafar, S.
    Awan, M.
    Zulkifli, T. Z. A.
    2009 IEEE 10TH ANNUAL WIRELESS AND MICROWAVE TECHNOLOGY CONFERENCE, 2009, : 11 - +
  • [25] Parasitic conduction in a 0.13 μm CMOS technology at low temperature
    Mercha, A
    Rafi, JM
    Simoen, E
    Augendre, E
    Claeys, C
    JOURNAL DE PHYSIQUE IV, 2002, 12 (PR3): : 61 - 64
  • [26] Design and implementation of video DAC in 0.13μm CMOS technology
    Ionascu, C
    Burdia, D
    SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 381 - 384
  • [27] A frequency synthesizer for UWB transceiver in 0.13μm CMOS technology
    Lee, JE
    Park, EC
    Cha, CY
    Chae, HS
    Suh, CD
    Koh, J
    Lee, H
    Kim, HT
    2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 294 - +
  • [28] Gate oxide breakdown characterization on 0.13μm CMOS technology
    Faure, D
    Bru, D
    Ali, C
    Giret, C
    Christensen, K
    MICROELECTRONICS RELIABILITY, 2003, 43 (9-11) : 1519 - 1523
  • [29] TID and SEE performance of a commercial 0.13 μm CMOS technology
    Hänsler, K
    Anelli, G
    Baldi, S
    Faccio, F
    Hajdas, W
    Marchioro, A
    PROCEEDINGS OF THE 7TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 2004, 536 : 119 - 125
  • [30] A differential X/Ku-Band low noise amplifier in 0.13-μm CMOS technology
    Yamagata, Masashi
    Hashemi, Hossein
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2007, 17 (12) : 888 - 890