An Ultra High Speed Booth Encoder Structure for Fast Arithmetic Operations

被引：0

作者：

Ghasemzadeh, Mehdi ^{[1
]}

Akbari, Amin ^{[1
]}

Hadidi, Khayrollah ^{[1
]}

机构：

[1] Urmia Univ, Microelect Res Lab, Orumiyeh, Iran

来源：

2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES) | 2015年

关键词：

booth encoder; high speed; low delay; new truth table;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

A novel high speed booth encoder is designed by utilizing a new truth table. The important advantage of this structure is its low delay with respect to the previously presented papers. Moreover, generating partial products and putting the partial products array in order are done at the same time. Simulation results applied to the Hspice software in TSMC 0.18 mu m technology proves that the total delay of the proposed structure is about 170ps.

引用

页码：278 / 281

页数：4

共 50 条

[31] Design of High Performance and Low Power Multiplier using Modified Booth Encoder
Prathiba, R.
Sandhya, P.
Varun, R.
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 794 - 798
[32] High-efficiency pipeline design of binary arithmetic encoder
Rui Song
HongFei Cui
YunSong Li
ChengKe Wu
Science China Information Sciences, 2014, 57 : 1 - 8
[33] High-efficiency pipeline design of binary arithmetic encoder
Song Rui
Cui HongFei
Li YunSong
Wu ChengKe
SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (09) : 1 - 8
[34] High-efficiency pipeline design of binary arithmetic encoder
SONG Rui
CUI HongFei
LI YunSong
WU ChengKe
Science China(Information Sciences), 2014, 57 (09) : 102 - 109
[35] Fast modular multiplication using booth recoding based on signed-digit number arithmetic
Wei, SG
Chen, SC
Shimizu, K
APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2002, : 31 - 36
[36] Structure of high-speed modulo multiplier suitable for repeated operations
Iwate University, 4-3-5 Ueda, Morioka, 020-8551, Japan
IEEJ Trans. Electron. Inf. Syst., 2008, 6 (933-942+16):
[37] A High Throughput CABAC Encoder for Ultra High Resolution Video
Wu, Li-Cian
Lin, Youn-Long
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1048 - 1051
[38] High-speed booth encoded parallel multiplier design
Yeh, WC
Jen, CW
IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (07) : 692 - 701
[39] Optimization of fat tree encoder for ultra high speed analog to digital converter using 45 nanometer technology
Akashe, Shyam
Rajak, Vinod
Sharma, Gunakesh
OPTIK, 2013, 124 (20): : 4490 - 4492
[40] High performance two-symbol arithmetic encoder in JPEG 2000
Chang, YW
Fang, HC
Chen, LG
2004 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, PROCEEDINGS, 2004, : 101 - 104

← 1 2 3 4 5 →