LEVAX: An Input-Aware Learning-Based Error Model of Voltage-Scaled Functional Units

被引:8
|
作者
Jiao, Xun [1 ]
Ma, Dongning [1 ]
Chang, Wanli [2 ]
Jiang, Yu [3 ]
机构
[1] Villanova Univ, Dept Elect & Comp Engn, Villanova, PA 19085 USA
[2] Univ York, Dept Comp Sci, York YO10 5GH, N Yorkshire, England
[3] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
关键词
Delays; Feature extraction; Data models; Logic gates; Integrated circuit modeling; Computational modeling; Approximate computing; timing errors; voltage scaling;
D O I
10.1109/TCAD.2020.2983127
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As Moore's Law comes to an end and transistor scaling increasingly falls short in improving energy efficiency, alternative computing paradigms are direly needed. This need is further highlighted by the overwhelming increase in computing demand posed by emerging applications, such as multimedia and data analysis. Fortunately, such driving workloads also present new opportunities since, thanks to their inherent error tolerance, they do not require completely accurate computations. Thus, by trading off accuracy for better performance or improved efficiency, approximate computing promises tremendous growth for future computing. Various approximation methods demonstrate the effectiveness of voltage scaling in functional units (FUs) for exploring this energy-error tradeoff. Yet, while an accurate error model is critical for assessing the error behavior of voltage-scaled FUs and its effects on application quality, existing error models of voltage-scaled FUs overlook the effects of input data and error rate disparity among different bits. To tackle this challenge, we propose LEVAX, an input-aware learning-based error model of voltage-scaled FUs that can predict the timing error rate (TER) for each output bit. This model is trained using random forest methods, with input features and output labels extracted from gate-level simulations. To validate its effectiveness and demonstrate its prediction accuracy, we use LEVAX on various FUs. Across all bit positions, voltage levels, and FUs, LEVAX achieves, on average, a relative error of 1.20%. LEVAX also achieves an average per-voltage root mean square error (RMSE) of 1.03% and per-bit RMSE of 1.17%. Exposing this error rate even up to the application level, LEVAX can estimate the quality of four image processing applications under-voltage scaling with an average accuracy of 97.9%. To the best of our knowledge, LEVAX is the first voltage scaling error model of FUs that can incorporate the effects of input data.
引用
收藏
页码:5032 / 5041
页数:10
相关论文
共 50 条
  • [1] A Machine Learning-based Error Model of Voltage-Scaled Circuits
    Ma, Dongning
    Jiao, Xun
    2020 50TH ANNUAL IEEE-IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS-SUPPLEMENTAL VOLUME (DSN-S), 2020, : 89 - 91
  • [2] Work-in-Progress: DeVos: A Learning-based Delay Model of Voltage-Scaled Circuits
    Ma, Dongning
    Shen, Siyu
    Jiao, Xun
    INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE, AND SYNTHESIS FOR EMBEDDED SYSTEMS (CODES +ISSS) 2019, 2019,
  • [3] Error Probability Models for Voltage-Scaled Multiply-Accumulate Units
    Rathore, Mallika
    Milder, Peter
    Salman, Emre
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (07) : 1665 - 1675
  • [4] MTTF-aware Design Methodology of Error Prediction Based Adaptively Voltage-scaled Circuits
    Masuda, Yutaka
    Hashimoto, Masanori
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 159 - 165
  • [5] b-HiVE: A Bit-Level History-Based Error Model with Value Correlation for Voltage-Scaled Integer and Floating Point Units
    Tziantzioulis, G.
    Gok, A. M.
    Faisal, S. M.
    Hardavellas, N.
    Ogrenci-Memik, S.
    Parthasarathy, S.
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [6] A Compressed and Accurate Sparse Deep Learning-based Workload-Aware Timing Error Model
    Tompazi, Styliani
    Karakonstantis, Georgios
    2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2023, : 9 - 12
  • [7] Reduced Error Model for Learning-based Calibration of Serial Manipulators
    Schillreff, Nadia
    Ortmeier, Frank
    ICINCO: PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS, 2020, : 478 - 483
  • [8] A Novel Physics-Aware Machine Learning-Based Dynamic Error Correction Model for Improving Streamflow Forecast Accuracy
    Roy, Abhinanda
    Kasiviswanathan, K. S.
    Patidar, Sandhya
    Adeloye, Adebayo J. J.
    Soundharajan, Bankaru-Swamy
    Ojha, Chandra Shekhar P.
    WATER RESOURCES RESEARCH, 2023, 59 (02)
  • [9] A Learning-Based Methodology for Accelerating Cell-Aware Model Generation
    D'Hondt, P.
    Ladhar, A.
    Girard, P.
    Virazel, A.
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1580 - 1585
  • [10] A Comprehensive Learning-Based Flow for Cell-Aware Model Generation
    d'Hondt, P.
    Ladhar, A.
    Girard, P.
    Virazel, A.
    2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 484 - 488