Delay analysis and optimal biasing for high speed low power current mode logic circuits

被引：0

作者：

Kakani, V ^{[1
]}

Dai, FF ^{[1
]}

Jaeger, RC ^{[1
]}

机构：

[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA

来源：

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a delay analysis for Current Mode Logic (CML) circuits operating at the GHz range. The optimal biasing for CML circuits is obtained considering the circuit speed and power consumption. We propose and analyze a novel "keep alive" CML circuit that biases the upper level transistors at the slightly higher current than the lower level transistors. A speed improvement of about 11% at low bias range is demonstrated using the proposed biasing scheme.

引用

页码：869 / 872

页数：4

共 50 条

[31] Low-Power Current-Mode Linguistic-Hedge Circuits for Fuzzy Logic Controllers
Farshidi, Ebrahim
SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 123 - 126
[32] Switched mode power supply design for low level logic circuits
Microelectron J, 2-3 (ii-iv):
[33] Switched mode power supply design for low level logic circuits
Gurnett, KW
MICROELECTRONICS JOURNAL, 1996, 27 (2-3) : R2 - R4
[34] Delay Analysis for Current Mode Threshold Logic Gate Designs
Dara, Chandra Babu
Haniotakis, Themistoklis
Tragoudas, Spyros
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1063 - 1071
[35] Power·delay product in COSMOS logic circuits
Ahmad Al-Ahmadi
Savas Kaya
Journal of Computational Electronics, 2006, 5 : 305 - 309
[36] HIGH-SPEED BIPOLAR LOGIC-CIRCUITS WITH LOW-POWER CONSUMPTION FOR LSI - A COMPARISON
RANFFT, R
REIN, HM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) : 703 - 712
[37] Limited switch dynamic logic circuits for high-speed low-power circuit design
Belluomini, W
Jamsek, D
Martin, AK
McDowell, C
Montoye, RK
Ngo, HC
Sawada, J
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (2-3) : 277 - 286
[38] Unified Current-Source Control for Low-Power Current-Mode-Logic Bit-Serial Circuits
Kisara, Shogo
Kameyama, Michitaka
2012 42ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2012, : 104 - 109
[39] Ultra low power subthreshold MOS current mode logic circuits using a novel load device concept
Tajalli, Armin
Vittoz, Eric
Leblebici, Yusuf
Brauer, Elizabeth J.
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 304 - +
[40] Comprehensive defect analysis and testability of current-mode logic circuits
Adham, S
Al-Khalili, D
Rozon, C
Racz, D
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 339 - 342

← 1 2 3 4 5 →