A USB-based Automatic Test Equipment with Improved Behavior-based Automatic Test generation for Complex Circuit Boards

被引:0
|
作者
Chen, Huxun [1 ]
Chen, DeQing
Gao, Lei [1 ]
Ye, Jinlin [1 ]
Cao, Weizhou [1 ]
Liu, Kai [1 ]
机构
[1] HeroTec Test & Control Ltd, 1 Huayuan Rd, Beijing 100191, Peoples R China
来源
关键词
UUT (Unit Under Test); Automatic Test Generation (ATG); Automatic Test Executing/Equipment (ATE); BIST (Built-In Self-Test); JTAG (Joint Test Action Group); BSDL (Boundary-Scan Description Language); IC (Integration Circuit); ICT (In Circuit Test);
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In our previous paper [1], we proposed an efficient automatic test generating technique (BBATG) that leverages device behavior descriptions that are widely available for various IC devices (included VLSI). In this paper, we report further improvement on BBATG by leveraging techniques from JTAG (Joint Test Action Group) [2], we call this new technique BJATG. For a device equipped with JTAG, BJATG uses its own BSDL (Boundary Scan Description Language) file to create the device test library automatically. This greatly reduces the overhead to develop device behavior test libraries. Additionally, since JTAG is now available for most of VLSI devices, our technology has a better scalability. Traditional ATE (Automatic Test Equipment) use some type of test instrument bus, such as VXI or PXI Bus to connect to computer. It is usually bulky and requires special handlings. Our ATE leverages standard USB interface to communicate with the host computer, and we call it UATE. In addition to UUT (Unit Under Test) JTAG test interface, UATE has its own built-in JTAG BSC (Bound Scan Cell) chain circuit for UUT's other connector interfaces. With a simple USB structure and optimized interface design, the size of a UATE (not including main computer) is reduced to the size of an iPhone.
引用
收藏
页码:440 / 445
页数:6
相关论文
共 50 条
  • [21] An Automatic Generation Method of Wireless USB Test Cases for Wireless Environment
    Lee, Hyunjeong
    Kim, Jongwon
    Huh, Jaedoo
    2006 THE JOINT INTERNATIONAL CONFERENCE ON OPTICAL INTERNET (COIN) AND NEXT GENERATION NETWORK (NGNCON), 2006, : 435 - 437
  • [22] MINNECONSIN - BEHAVIOR-BASED ORAL TEST
    SEVER, JW
    KNIPPENBERG, RW
    PERFETTO, VJ
    PUBLIC PERSONNEL MANAGEMENT, 1977, 6 (06) : 427 - 436
  • [23] Implementation of Automatic Test System Based on Virtual Instrument Technology and USB Structure
    Gao, Mei
    Pan, Hui
    MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY, 2014, 556-562 : 3006 - +
  • [24] Supporting hardware independence in the next generation of automatic test equipment
    Neag, Ion A.
    AUTOTESTCON 2005, 2005, : 248 - 254
  • [25] Automatic configuration method of secondary equipment test based on a knowledge graph
    Ye Y.
    Li D.
    Xie M.
    Wang Z.
    Wang J.
    Dianli Xitong Baohu yu Kongzhi/Power System Protection and Control, 2022, 50 (12): : 162 - 171
  • [26] FPGA Based Low Cost Automatic Test Equipment for Digital Circuits
    Bayrakci, Alp Arslan
    ELECTRICA, 2019, 19 (01): : 12 - 21
  • [27] COST CONSIDERATIONS FOR SPECIFIC AND MULTIPURPOSE AUTOMATIC CIRCUIT TEST EQUIPMENT.
    Jackson, Philip
    Insulation/Circuits, 1975, 21 (05): : 29 - 32
  • [28] Evolution of automatic semiconductor test equipment: Automatic test pattern learning, classification, optimisation and generation for power supply noise
    Liau, E
    Schmitt-Landsiedel, D
    VECIMS'03: 2003 IEEE INTERNATIONAL SYMPOSIUM ON VIRTUAL ENVIRONMENTS, HUMAN-COMPUTER INTERFACES AND MEASUREMENT SYSTEMS, 2003, : 39 - 44
  • [29] Automatic Test Generation System for EFSM-Based Protocols
    Shu, Ting
    Cai, Qiangxin
    Liu, Lianggui
    Jia, Yubo
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 2182 - 2186
  • [30] Automatic constraint based test generation for behavioral HDL models
    Hari, Siva Kumar Sastry
    Konda, Vishnu Vardhan Reddy
    Kamakoti, V
    Vedula, Vivekananda M.
    Maneperambil, Kailasnath S.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (04) : 408 - 421