Hazard location and elimination in asynchronous circuits

被引：0

作者：

Wong, EMC ^{[1
]}

Gong, J ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Div Circuits & Syst, Singapore 639798, Singapore

来源：

ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we introduce a novel efficient hazard location and elimination technique for asynchronous circuits implemented according to STG design style. We concern on analyzing gate-level circuits with uncertain component delays. This research work includes three parts: set up delay model test bench generation and hazard avoidance. VHDL is employed to write our simulation program.

引用

页码：347 / 350

页数：4

共 50 条

[31] Applications of asynchronous circuits
Van Berkel, CHK
Josephs, MB
Nowick, SM
PROCEEDINGS OF THE IEEE, 1999, 87 (02) : 223 - 233
[32] SYNTHESIS OF ASYNCHRONOUS CIRCUITS
HATTORI, M
NOGUCHI, H
JOURNAL OF THE MATHEMATICAL SOCIETY OF JAPAN, 1966, 18 (04) : 405 - +
[33] DEFINITE ASYNCHRONOUS SEQUENTIAL CIRCUITS
BRZOZOWSKI, JA
SINGH, S
IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (01) : 18 - +
[34] General testers for asynchronous circuits
Negulescu, R
10TH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2004, : 28 - 38
[35] ENCODING OF ASYNCHRONOUS SEQUENTIAL CIRCUITS
HAZELTINE, B
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (05): : 727 - +
[36] Synchronous emulation of asynchronous circuits
OLeary, J
Brown, G
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (02) : 205 - 209
[37] Timed verification of asynchronous circuits
Moller, J
Hulgaard, H
Andersen, HR
CONCURRENCY AND HARDWARE DESIGN: ADVANCED IN PETRI NETS, 2002, 2549 : 274 - 312
[38] Practical asynchronous circuits and tools
Martin, AJ
IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (04): : 108 - 108
[39] COHERENT DESIGN OF ASYNCHRONOUS CIRCUITS
VINGRON, P
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1983, 130 (06): : 190 - 202
[40] Automatic verification of asynchronous circuits
Lee, Trevor W.S.
Greenstreet, Mark R.
Seger, Carl-Johan
IEEE Design and Test of Computers, 12 (01): : 24 - 31

← 1 2 3 4 5 →