Low-Power AES Data Encryption Architecture for a LoRaWAN

被引:33
|
作者
Tsai, Kun-Lin [1 ]
Leu, Fang-Yie [2 ]
You, Ilsun [3 ]
Chang, Shuo-Wen [1 ]
Hu, Shiung-Jie [1 ]
Park, Hoonyong [3 ]
机构
[1] Tunghai Univ, Dept Elect Engn, Taichung 407, Taiwan
[2] Tunghai Univ, Dept Comp Sci, Taichung 407, Taiwan
[3] Soonchunhyang Univ, Dept Informat Secur Engn, Asan 31538, South Korea
关键词
Low power; AES; LoRaWAN; power gating; power management; SECURITY; INTERNET; CHALLENGES; KEY;
D O I
10.1109/ACCESS.2019.2941972
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, the Internet of Things (IoT) has significantly increased the number of Internet connections to a large number of objects in different domains, including industry, homes and transportation. The LoRaWAN developed by the LoRa Alliance is a long-range wide area network specification suitable for an IoT environment due to its low-power communication. It provides a star-of-stars topology, well-defined MAC layer protocol and three communication modes to further lower its power consumption and employs the Advanced Encryption Standard (AES) cryptography and several session keys to increase its network security. However, for battery powered IoT end nodes, the AES encryption process consumes some amounts of power owing to involving multiple cycles of repetition. To solve this problem, in this study, we propose a low power consumed AES encryption architecture, named Low-Power AES Data Encryption Architecture (LPADA), which reduces the power consumed by the AES for data encryption by using low power SBox, power gating technique and power management method. A key updating procedure is also proposed to increase the security of the session-key renewal. The system is simulated using the Synopsys library with five different supply voltages. The experimental results show that 62.0% of dynamic power reduction and 88.5% of leakage power lowering have been achieved compared to the power consumed by traditional AES data encryption. The security analysis also shows that the key updating procedure for the LPADA enables mutual authentication between end nodes and application servers, and resists replay attacks and eavesdropping attacks from hackers.
引用
收藏
页码:146348 / 146357
页数:10
相关论文
共 50 条
  • [21] Low-power data cache architecture by address range reconfiguration for multimedia applications
    Yang, Hoon-Mo
    Park, Gi-Ho
    Kim, Shin-Dug
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2006, 4186 : 574 - 580
  • [22] Compact Low-Power Cortical Recording Architecture for Compressive Multichannel Data Acquisition
    Shoaran, Mahsa
    Kamal, Mahdad Hosseini
    Pollo, Claudio
    Vandergheynst, Pierre
    Schmid, Alexandre
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2014, 8 (06) : 857 - 870
  • [23] The Implementation of a Solution for Low-Power Wide-Area Network using LoRaWAN
    GAITAN, Nicoleta Cristina
    PITU, Floarea
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2022, 13 (06) : 443 - 448
  • [24] Low-power Electroencephalography Sensing Data RF Transmission: Hardware Architecture and Test
    Hu, Fei
    Hao, Qi
    Qiu, Meikang
    Wu, Yao
    1ST ACM INTERNATIONAL WORKSHOP ON MEDICAL-GRADE WIRELESS NETWORKS, 2009, : 57 - 62
  • [25] Architecture of a data compression-based low-power scan-path
    Alisafaee, M
    Hatami, S
    Atoofian, E
    Navabi, Z
    Afzali-Kusha, A
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 768 - 771
  • [26] Analysis of vulnerabilities in low-power wide-area networks by example of the LoRaWAN
    Iskhakov, Sergey
    Meshcheryakov, Roman
    Iskhakova, Anastasia
    Bondarchuk, Sergey
    PROCEEDINGS OF THE IV INTERNATIONAL RESEARCH CONFERENCE INFORMATION TECHNOLOGIES IN SCIENCE, MANAGEMENT, SOCIAL SPHERE AND MEDICINE (ITSMSSM 2017), 2017, 72 : 334 - 338
  • [27] Low-power exponent architecture in finite fields
    Jeon, JC
    Yoo, KY
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (06): : 573 - 578
  • [28] Evaluation of a low-power reconfigurable DSP architecture
    Abnous, A
    Seno, K
    Ichikawa, Y
    Wan, M
    Rabaey, J
    PARALLEL AND DISTRIBUTED PROCESSING, 1998, 1388 : 55 - 60
  • [29] LOW-POWER INTEGRABLE PAGING RECEIVER ARCHITECTURE
    MARSHALL, CB
    IEE PROCEEDINGS-F RADAR AND SIGNAL PROCESSING, 1986, 133 (05) : 449 - 455
  • [30] A low-power scan-path architecture
    Hatami, S
    Alisafaee, M
    Atoofian, E
    Navabi, Z
    Afzali-Kusha, A
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5278 - 5281