共 50 条
- [1] Low-Power Implementation of a High-Throughput Multi-core AES Encryption Architecture APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), 2020, : 74 - 77
- [2] Low-Power AES Design Using Parallel Architecture ICHIT 2008: INTERNATIONAL CONFERENCE ON CONVERGENCE AND HYBRID INFORMATION TECHNOLOGY, PROCEEDINGS, 2008, : 413 - 416
- [3] Design and implementation of low-area and low-power AES encryption hardware core DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 577 - +
- [5] Low-power prediction based data transfer architecture CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 313 - 316
- [6] Attack-Aware Data Timestamping in Low-Power Synchronization-Free LoRaWAN 2020 IEEE 40TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS (ICDCS), 2020, : 100 - 110
- [8] Blockchains Accesses for Low-Power Embedded Devices using LoRaWAN PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON THE INTERNET OF THINGS 2022, IOT 2022, 2022, : 119 - 126
- [9] Minimizing power consumption of LoRa® and LoRaWAN for low-power wireless sensor nodes 18TH INTERNATIONAL CONFERENCE ON MICRO AND NANOTECHNOLOGY FOR POWER GENERATION AND ENERGY CONVERSION APPLICATIONS, 2019, 1407
- [10] Design of Efficient AES Architecture for Secure ECG Signal Transmission for Low-power IoT Applications PROCEEDINGS OF THE 2020 30TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2020, : 29 - 34